Skip to search formSkip to main contentSkip to account menu

Interleaved memory

Known as: Memory interleaving 
In computing, interleaved memory is a design made to compensate for the relatively slow speed of dynamic random-access memory (DRAM) or core memory… 
Wikipedia (opens in a new tab)

Related topics

Related topics

23 relations
ATI Radeon R200 seriesApollo VP3CDC STAR-100CPU cache

Broader (2)

Computer memoryMemory management

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
A Stepping On-Time Adjustment Method for Interleaved Multichannel PFC Converters
A simple and effective stepping on-time adjustment (SOTA) method with status judgment for interleaved multichannel critical mode… 
2010
2010
Optical interleave-division multiple-access scheme for long distance optical fiber communication
In this paper, we are proposing a novel optical multiple access approach which utilizes the interleaving as only means of user… 
Review
2006
Review
2006
Interleave filter based on coherent optical transversal filter
The principle of the transversal interleave filter previously proposed as a novel class of interleave filter is described. The… 
Highly Cited
2002
Highly Cited
2002
A simple, unified approach to nearly optimal multiuser detection and space-time coding
Techniques using interleaving as the basic means for signal separation are introduced for both multiple access systems and… 
2001
2001
From a Polynomial Riemann Hypothesis to Alternating Sign Matrices
This paper begins with a brief discussion of a class of polynomial Riemann hypotheses, which leads to the consideration of… 
1998
1998
An adaptive transport protocol for multimedia communication
We propose a novel approach for effectively supporting multimedia packet flows in an Internet environment. The following are the… 
1998
1998
Error Performance of Chaotic Digital Code-Divison Multiple Access (CDMA) Systems
Chaotic digital code-division multiple access ((CD)2MA) systems are new types of communication systems using chaotic carriers… 
1997
1997
Thread partitioning and scheduling based on cost model
There has been considerable interest in implementing a multithreaded program exeeution and architecture model on a multiprocessor… 
1989
1989
Analysis Of Vector Access Performance On Skewed Interleaved Memory
Memory interleaving and memory skewing are two hardware approaches to reduce memory access conflict for many advanced computer… 
1976
1976
A study of interleaved memory systems by trace driven simulation
A model of interleaved memory systems for IBM System/360 and System/370 architecture has been investigated by means of a trace… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)