Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 236,829,872 papers from all fields of science
Search
Sign In
Create Free Account
Memory address
Known as:
Memory addressing
, ROM Address
, Address
Expand
In computing, memory address is a data concept used at various levels by software and hardware to access the computer's primary storage memory…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
49 relations
.bss
26-bit
32-bit
APEXC
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
State Space Analysis Using Symmetries on Decision Diagrams
Maximilien Colange
,
F. Kordon
,
Y. Thierry-Mieg
,
S. Baarir
International Conference on Application of…
2012
Corpus ID: 7264693
Two well-accepted techniques to tackle combinatorial explosion in model-checking are exploitation of symmetries and the use of…
Expand
2010
2010
True random number generation in block memories of reconfigurable devices
T. Güneysu
International Conference on Field-Programmable…
2010
Corpus ID: 6421790
We present concepts and implementations to transform write collisions in memory blocks into an entropy source for random number…
Expand
2010
2010
Design and Analysis of a Robust Pipelined Memory System
Hao Wang
,
Haiquan Zhao
,
Bill Lin
,
Jun Xu
Proceedings IEEE INFOCOM
2010
Corpus ID: 6642180
Many network processing applications require wirespeed access to large data structures or a large amount of flow-level data, but…
Expand
2006
2006
Cmp$im: a Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on Cmps Cmp$im: a Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on Cmps
A. Jaleel
,
R. Cohn
,
C. Luk
,
B. Jacob
2006
Corpus ID: 8162485
Chip multiprocessors are the next attractive point in the design space of future high performance processors. There is a growing…
Expand
1998
1998
Value Profiling for Instructions and Memory Locations
P. Feller
1998
Corpus ID: 58736640
OF THE THESIS Value Pro ling for Instructions and Memory Locations by Peter Feller Master of Science in Computer Engineering…
Expand
1995
1995
Design of a Fast Voxel Processor for Parallel Volume Visualization
Jan Lichtennann
Workshop on Graphics Hardware
1995
Corpus ID: 10152269
The basics of a parallel real-time volume visualization architecture are introduced. Volume data is divided into subcubes that…
Expand
1994
1994
A Preliminary Evaluation of Cache-Miss-Initiated Prefetching Techniques in Scalable Multiprocessors
R. Bianchini
,
T. LeBlanc
1994
Corpus ID: 17256477
Abstract : Prefetching is an important technique for reducing the average latency of memory accesses in scalable cache-coherent…
Expand
1993
1993
Specifying system requirements for memory consistency models
K. Gharachorloo
,
S. Adve
,
Anoop Gupta
,
J. Hennessy
,
M. Hill
1993
Corpus ID: 47020265
The memory consistency model of a shared-memory system determines the order in which memory accesses can be executed by the…
Expand
1993
1993
Slicing in the Presence of Parameter Aliasing
D. Binkley
1993
Corpus ID: 10064151
The notion of a program slice, originally introduced by Mark Weiser, is useful in program debugging, automatic parallelization…
Expand
1992
1992
An Architecture To Test Random Access Memories
R. Rajsuman
The Fifth International Conference on VLSI Design
1992
Corpus ID: 33658623