Skip to search formSkip to main contentSkip to account menu

Memory address

Known as: Memory addressing, ROM Address, Address 
In computing, memory address is a data concept used at various levels by software and hardware to access the computer's primary storage memory… 
Wikipedia (opens in a new tab)

Related topics

Related topics

49 relations
.bss26-bit32-bitAPEXC

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Bringing WDM Into Optical Static RAM Architectures
Optical RAM appears to be the alternative approach towards overcoming the “Memory Wall” of electronics, suggesting use of light… 
2006
2006
Cmp$im: a Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on Cmps Cmp$im: a Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on Cmps
Chip multiprocessors are the next attractive point in the design space of future high performance processors. There is a growing… 
Highly Cited
1999
Highly Cited
1999
Low-power memory mapping through reducing address bus activity
  • P. PandaN. Dutt
  • IEEE Transactions on Very Large Scale Integration…
  • 1999
  • Corpus ID: 15013308
Arrays in behavioral specifications that are too large to fit into on-chip registers are usually mapped to off-chip memories… 
1999
1999
Probabilistic memory disambiguation and its application to data speculation
Memory references in an instruction stream often pose a challenge for performance improvements on high-performance… 
1998
1998
Value Profiling for Instructions and Memory Locations
OF THE THESIS Value Pro ling for Instructions and Memory Locations by Peter Feller Master of Science in Computer Engineering… 
1993
1993
Location consistency: stepping beyond the barriers of memory coherence and serializability
A memory consistency model represents a binding \contract" between software and hardware in a shared-memory multiprocessor system… 
1993
1993
Slicing in the Presence of Parameter Aliasing
The notion of a program slice, originally introduced by Mark Weiser, is useful in program debugging, automatic parallelization… 
Highly Cited
1991
Highly Cited
1991
Optimal Matrix Transposition and Bit Reversal on Hypercubes: All-to-All Personalized Communication
  • A. Edelman
  • J. Parallel Distributed Comput.
  • 1991
  • Corpus ID: 11017602
1991
1991
Hector-a hierarchically structured shared memory multiprocessor
Hector is a shared-memory multiprocessor with a hierarchical interconnection structure that has three important advantages. First… 
1986
1986
Parallel RAMs with Owned Global Memory and Deterministic Context-Free Language Recognition (Extended Abstract)
We identify and study a frequently occurring subclass of Concurrent-Read, Exclusive-Write Parallel Random Access Machines (CREW… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)