Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,257,086 papers from all fields of science
Search
Sign In
Create Free Account
MC88100
The MC88100 is a microprocessor developed by Motorola that implemented 88000 instruction set architecture. Announced in 1988, the MC88100 was the…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
9 relations
BBN Butterfly
CPU cache
Dawning Information Industry
Integrated circuit
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Mc88100 risc microprocessor user's manual
M. Motorola
2014
Corpus ID: 67747572
Highly Cited
1995
Highly Cited
1995
Combining software-implemented and simulation-based fault injection into a single fault injection method
Jens Güthoff
,
V. Sieh
Twenty-Fifth International Symposium on Fault…
1995
Corpus ID: 17050577
Fault/error injection has emerged as a valuable means for evaluating the dependability of a system. In particular, software-based…
Expand
1993
1993
Performance of RISC-based multiprocessors
M. Obaidat
,
D. Abu-Saymeh
1993
Corpus ID: 62250881
1993
1993
A Simulation Methodology for RISC Computer Systems
M. Obaidat
International Conference on Advances in System…
1993
Corpus ID: 46949177
This paper presents a simulation methodology for evaluating the performance of single and multiprocessor Reduced Instruction Set…
Expand
1991
1991
Formalizing Signature Analysis for Control Flow Checking of Pipelined RISC Microprocessors
X. Delord
,
G. Saucier
, Proceedings. International Test Conference
1991
Corpus ID: 13456994
This paper focuses on the adaptation of a concurrent control-flow checking technique to pipelined RISC microprocessors. This…
Expand
1991
1991
A methodology for evaluating the performance of RISC processors
Mohammad S. Obaidat
,
D. Abu-Saymeh
[Proceedings] Symposium on Applied Computing
1991
Corpus ID: 62743929
A methodology is devised to simulate and evaluate the performance of RISC processors. The detailed model provides a way to…
Expand
1990
1990
Control flow checking in pipelined RISC microprocessors: the Motorola MC88100 case study
X. Delord
,
G. Saucier
Proceedings. EUROMICRO '90 Workshop on Real Time
1990
Corpus ID: 54035312
The implementation of control flow checking for RISC (reduced-instruction-set computer) machines is considered. An effort is made…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE