Skip to search formSkip to main contentSkip to account menu

Low Pin Count

Known as: LPC, LPC bus, Low Pin Count bus 
The Low Pin Count bus, or LPC bus, is a computer bus used on IBM-compatible personal computers to connect low-bandwidth devices to the CPU, such as… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2012
2012
The need of uniquely identifiable objects for multiple applications has given great attention to RFID ICs over the years. The… 
2012
2012
Discloses only need two contactless smart card type IC pins are used for standard ATPG test. It may be used for a pin and a clock… 
Review
2010
Review
2010
Advanced packaging conferences, technical articles, and editorials frequently focus on high pin count devices such as… 
2008
2008
We will show the real implementation of a very high test compression scheme for a 3 pin image sensor device. This new approach… 
2007
2007
A debug card is inserted in the slot of a main board. The debug card comprises a programmable logic device, a PCI bus interface… 
2004
2004
As WLCSP packaging technology travels the road to ubiquity a transition is unfolding. WLCSP designs and material selection… 
2002
2002
Synchronization overhead between the core under test and the automatic test equipment is the main drawback of test data…