Skip to search formSkip to main contentSkip to account menu

List of Super NES enhancement chips

Known as: DSP-1 (Super Nintendo), DSP-4 chip, DSP-3 chip 
The list of Super NES enhancement chips demonstrates the overall design plan for the Super Nintendo Entertainment System, whereby the console's… 
Wikipedia (opens in a new tab)

Related topics

Related topics

29 relations
Application-specific integrated circuitArithmetic codingArtificial intelligenceBit plane

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
Analysis and Synthesis of Intelligent System for Electric Mode Control in Electric Arc Furnace
The hierarchical structure of the adaptive optimal control system for electric mode (EM) of the electric arc furnace is proposed… 
2009
2009
Hotspot detection and design recommendation using silicon calibrated CMP model
Chemical Mechanical Polishing (CMP) has been used in the manufacturing process for copper (Cu) damascene process. It is well… 
2008
2008
Real-time simulation of photovoltaic arrays by growing neural gas controlled DC-DC converter
This paper presents a real-time simulator of a photovoltaic array based on a Growing Neural Gas (GNG) controlled DC-DC buck… 
2008
2008
Mathematical modelling for keyhole surgery simulations: spleen capsule as an elastic membrabe:keyhole surgery simulations
We show that the mechanical properties of the outer covering (or capsule) of pig spleen can be modelled as a nonlinear elastic… 
2008
2008
Implementation and usage of a freely available real-time operating system on an embedded robot controller
Povzetek. V članku sta predstavljeni implementacija in uporaba p rosto dostopnega operacijskega sistema realnega čas na robotskem… 
1999
1999
Parallel Implementation of Multidimensional Transforms without Interprocessor Communication
Presents a modular algorithm which is suitable for computing a large class of multidimensional transforms in a general-purpose… 
1997
1997
Yield learning in integrated circuit package assembly
This paper describes a yield learning model for integrated circuit package assembly. The goal was to provide a management tool… 
1997
1997
Realization of a nonlinear digital filter on a DSP array processor
This paper presents the performance evaluation of a fast third-order Volterra digital filtering algorithm mapped onto an AT&T DSP… 
1996
1996
Three-dimensional FFTs on a digital-signal parallel processor, with no interprocessor communication
This paper presents an efficient method of computing the three-dimensional DFT on the AT&T DSP-3 parallel processor. The method… 
1989
1989
A high performance reconfigurable parallel processing architecture
The architecture of the AT&T DSP-3 parallel processor is described. The DSP-3 design is modular and when implemented with 128… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)