Skip to search formSkip to main contentSkip to account menu

Kogge–Stone adder

Known as: Kogge-Stone, Kogge-Stone Adder 
The Kogge–Stone adder is a parallel prefix form carry look-ahead adder. Other parallel prefix adders include the Brent-Kung adder, the Han Carlson… 
Wikipedia (opens in a new tab)

Related topics

Related topics

5 relations
Adder (electronics)Carry (arithmetic)Carry-select adderCarry-skip adder

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Review
2019
Review
2019
A comprehensive review on the VLSI design performance of different Parallel Prefix Adders
2017
2017
Design and performance analysis of multipliers using Kogge Stone Adder
Adders are known to have being frequently used in VLSI designs. This work deals with the designing and implementing multipliers… 
2015
2015
Comparative study of performance vedic multiplier on the basis of adders used
Vedic multiplier is an efficient system for faster result and optimized circuit design. Maintaining higher throughput in… 
2013
2013
Improved Fault Tolerant Sparse KOGGE Stone ADDER
A fault tolerant adder implemented using Kogge-stone configuration can correct the error due to inherent redundancy in the carry… 
2012
2012
Design of Braun Multiplier with Kogge Stone Adder & It's Implementation on FPGA
Multiplication is the basic building block for several DSP processors, Image processing and many other. Over the years the… 
Highly Cited
2012
Highly Cited
2012
Low Complexity Design of Ripple Carry and Brent–Kung Adders in QCA
The design of adders on quantum dot cellular automata (QCA) has been of recent interest. While few designs exist, investigations… 
Highly Cited
2009
Highly Cited
2009
Energy–Delay Optimization of 64-Bit Carry-Lookahead Adders With a 240 ps 90 nm CMOS Design Example
A methodology for energy-delay optimization of digital circuits is presented. This methodology is applied to minimizing the delay… 
2009
2009
Arithmetic unit design using 180nm TSV-based 3D stacking technology
We describe the design of two three dimensional arithmetic units (a 3D adder and a 3D multiplier) that are implemented using… 
Highly Cited
2003
Highly Cited
2003
Energy-delay estimation technique for high-performance microprocessor VLSI adders
We motivate the concept of comparing VLSI adders based on their energy-delay trade-offs and present a technique for estimating… 
2000
2000
Higher radix Kogge-Stone parallel prefix adder architectures
In this paper, we describe the design of radix-3 and radix-4 parallel prefix adders, that theoretically have logical depths of… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)