Skip to search formSkip to main contentSkip to account menu
You are currently offline. Some features of the site may not work correctly.

Internal RAM

Internal RAM, or IRAM, is the address range of RAM that is internal to the CPU. Some object files contain an .iram section. Generally, IRAM is… 
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Extreme Learning Machine (ELM) is a noniterative training method suited for Single Layer Feed Forward Neural Networks (SLFF-NN… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
2012
2012
This paper introduces the Canny edge detection algorithm and the implementation of the Canny edge-detection algorithm on an DSP… 
  • figure 1
  • figure 3
  • figure 2
2010
2010
For blocking pornographic, illegal websites by Intenet host domain, now the majority of solutions are based on the identification… 
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • table 1
Highly Cited
2009
Highly Cited
2009
Janus is a modular, massively parallel, and reconfigurable FPGA-based computing system. Each Janus module has one computational… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2007
2007
Window operations which are computationally intensive and data intensive are frequently used in image compression, pattern… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2007
2007
Network security is an important aspect for a networked information society. The ever growing datarates of Internet traffic call… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
2004
Highly Cited
2004
Side-channel attacks pose a serious threat to implementations of cryptographic algorithms. In the pioneering article of Chari… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
2004
Highly Cited
2004
A low-cost wireless sensing unit is designed and fabricated for deployment as the building block of wireless structural health… 
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • figure 4
2004
2004
This paper presents a detailed architecture and a reconfigurable logic based hardware design of the SCAN algorithm. This… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2000
2000
This paper presents a prototype of a hardened version of the 8051 micro-controller, able to assure reliable operation in the… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1