Skip to search formSkip to main contentSkip to account menu

Internal RAM

Internal RAM, or IRAM, is the address range of RAM that is internal to the CPU. Some object files contain an .iram section. Generally, IRAM is… 
Wikipedia (opens in a new tab)

Related topics

Related topics

6 relations
CPU cacheIntel MCS-51Memory addressObject file

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Design environment for hardware generation of SLFF neural network topologies with ELM training capability
Extreme Learning Machine (ELM) is a noniterative training method suited for Single Layer Feed Forward Neural Networks (SLFF-NN… 
2015
2015
A VLSI architecture for watermarking of grayscale images using weighted median prediction
Watermarking the digital data is a familiar technique to authenticate and resolve the copyright issues of multimedia data. This… 
2013
2013
MICROCONTROLLER BASED SYSTEM DESIGN
  • 2013
  • Corpus ID: 61060107
Embedded Systems Design with 8051 MicrocontrollersThe 8051 MicrocontrollerMechatronics in Engineering Design and Product… 
2012
2012
Canny Edge Detection Codec Using VLib on Davinci Series DSP
This paper introduces the Canny edge detection algorithm and the implementation of the Canny edge-detection algorithm on an DSP… 
2011
2011
Performance analysis and fitness of GPGPU and multicore architectures for scientific applications
2011
2011
An efficient hardware implementation for deblocking filter of AVS decoder
2010
2010
Blocking pornographic, illegal websites by internet host domain using FPGA and Bloom Filter
For blocking pornographic, illegal websites by Intenet host domain, now the majority of solutions are based on the identification… 
2007
2007
Packet Filtering in Gigabit Networks Using FPGAs
Network security is an important aspect for a networked information society. The ever growing datarates of Internet traffic call… 
2004
2004
Data Reuse in Configurable Architectures with RAM Blocks: Extended Abstract
The heterogeneity of modern con.gurable devices makes the problem of mapping computations to them increasingly complex. Due to… 
1999
1999
Reconfigurable Multiplier for Virtex FPGA Family
This paper describes integer multiplier design optimizations for FPGA technology. The changes in partial product generator… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)