Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 218,276,777 papers from all fields of science
Search
Sign In
Create Free Account
Interconnect bottleneck
Known as:
Interconnect problem
The interconnect bottleneck refers to limits on integrated circuit (IC) performance due to connections between components instead of their internal…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
16 relations
Bus (computing)
Fibre Channel
InfiniBand
Integrated circuit
Expand
Broader (1)
Digital electronics
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
Lagrangian Relaxation Based Inter-Layer Signal Via Assignment for 3-D ICs
Song Chen
,
Liangwei Ge
,
Mei-Fang Chiang
,
T. Yoshimura
IEICE Transactions on Fundamentals of Electronics…
2008
Corpus ID: 25427545
Three-dimensional integrated circuits (3-D ICs), i.e., stacked dies, can alleviate the interconnect problem coming with the…
Expand
Review
2007
Review
2007
Communication Architectures for Dynamically Reconfigurable FPGA Designs
Thilo Pionteck
,
C. Albrecht
,
R. Koch
,
E. Maehle
,
M. Hübner
,
J. Becker
IEEE International Parallel and Distributed…
2007
Corpus ID: 8038183
This paper gives a survey of communication architectures which allow for dynamically exchangeable hardware modules. Four…
Expand
Highly Cited
2006
Highly Cited
2006
Interconnect and thermal-aware floorplanning for 3D microprocessors
W. Hung
,
G. Link
,
Yuan Xie
,
N. Vijaykrishnan
,
M. J. Irwin
IEEE International Symposium on Quality…
2006
Corpus ID: 17594295
Interconnects are becoming an increasing problem from both performance and power consumption perspective in future technology…
Expand
2006
2006
Nano Logic Circuits with Spin Wave Bus
A. Khitun
,
Kang L. Wang
International Conference on Information…
2006
Corpus ID: 14343428
We propose and analyze logic circuits utilizing spin waves as a physical mechanism for information transmission and processing…
Expand
2004
2004
Nanoelectronic single‐electron transistor circuits and architectures
C. Gerousis
,
S. Goodnick
,
W. Porod
International journal of circuit theory and…
2004
Corpus ID: 3945226
Single‐electron tunneling (SET) devices have been proposed as one promising candidate for future nanoelectronic integrated…
Expand
Highly Cited
2000
Highly Cited
2000
Manhattan or non-Manhattan?: a study of alternative VLSI routing architectures
Cheng-Kok Koh
,
P. Madden
ACM Great Lakes Symposium on VLSI
2000
Corpus ID: 9348465
Circuit interconnect has become a substantial obstacle in the design of high performance systems. In this paper we explore a new…
Expand
Highly Cited
1996
Highly Cited
1996
A design study of alternative network topologies for the Beowulf parallel workstation
Chance Reschke
,
T. Sterling
,
Daniel Ridge
,
D. Savarese
,
D. Becker
,
P. Merkey
Proceedings of 5th IEEE International Symposium…
1996
Corpus ID: 14331490
Coupling PC based commodity technology with distributed computing methodologies provides on important advance in the development…
Expand
Highly Cited
1994
Highly Cited
1994
RICE: rapid interconnect circuit evaluation using AWE
Curtis L. Ratzlaff
,
L. Pileggi
IEEE Trans. Comput. Aided Des. Integr. Circuits…
1994
Corpus ID: 12953965
This paper describes the Rapid Interconnect Circuit Evaluator (RICE) software developed specifically to analyze RC and RLC…
Expand
1992
1992
A CAD framework for simulation and optimization of high-speed VLSI interconnections
R. Griffith
,
E. Chiprout
,
Qi-jun Zhang
,
M. Nakhla
1992
Corpus ID: 62689440
A CAD framework addressing three specific aspects of the high-speed interconnect problem, namely, simulation, sensitivity…
Expand
Highly Cited
1982
Highly Cited
1982
A transmission line model for silicided diffusions: Impact on the performance of VLSI circuits
D. Scott
,
W. Hunter
,
H. Shichijo
IEEE Transactions on Electron Devices
1982
Corpus ID: 52826890
In scaled technologies, performance improvements become increasingly limited by interconnect parasitics. The increased emphasis…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE