Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Instructions per cycle

Known as: Instruction per cycle, IPC, Instructions Per Clock 
In computer architecture, instructions per cycle (IPC) is one aspect of a processor's performance: the average number of instructions executed for… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2015
Highly Cited
2015
We describe the 4th Generation Intel® Core™ processor family (codenamed “Haswell”) implemented on Intel® 22 nm technology and… Expand
  • figure 2
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
2014
Highly Cited
2014
Efficient memory sharing between CPU and GPU threads can greatly expand the effective set of GPGPU workloads. For increased… Expand
  • figure 2
  • figure 1
  • figure 3
  • table 1
  • table 2
Is this relevant?
2013
2013
Two key parameters that determine the performance of a DRAM cache based multi-core system are DRAM cache hit latency (HL) and… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
Highly Cited
2007
Highly Cited
2007
The significant speed-gap between processor and memory and the limited chip memory bandwidth make last-level cache performance… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Statistical simulation enables quick and accurate design decisions in the early stages of computer design, at the processor and… Expand
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2001
Highly Cited
2001
This paper examines a set of commercially representative embedded programs and compares them to an existing benchmark suite… Expand
  • table 1
  • figure 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
1998
Highly Cited
1998
In this paper we present a novel processor microarchitecture that relieves four of the most important bottlenecks of superscalar… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1997
Highly Cited
1997
Presents the case for billion-transistor processor architectures that will consist of chip multiprocessors (CMPs): multiple (four… Expand
  • table 1
  • figure 1
  • figure 2
Is this relevant?
Highly Cited
1997
Highly Cited
1997
Billion-transistor processors will be much as they are today, just bigger, faster and wider (issuing more instructions at once… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
1996
Highly Cited
1996
UItraSpare I is a second-generation superscalar processor. It is a high performance, highly integrated, four issue superscalar… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?