Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Instruction-level parallelism

Known as: ILP, Instruction level parallelism 
Instruction-level parallelism (ILP) is a measure of how many of the instructions in a computer program can be executed simultaneously. There are two… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2004
2004
This paper presents a model for instruction-level distributed computing that allows the implementation of scalable chip… Expand
  • figure 1
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2004
Highly Cited
2004
Trimaran is an integrated compilation and performance monitoring infrastructure. The architecture space that Trimaran covers is… Expand
Is this relevant?
2003
2003
Instruction-level parallelism (ILP) is a set of processor and compiler design techniques that speed up program execution via the… Expand
Is this relevant?
Highly Cited
2002
Highly Cited
2002
This paper proposes a pure software technique "error detection by duplicated instructions" (EDDI), for detecting errors during… Expand
  • figure 1.1
  • figure 3.1
  • figure 3.3
  • figure 3.4
  • figure 3.5
Is this relevant?
Highly Cited
2000
Highly Cited
2000
This paper describes the Piranha system, a research prototype being developed at Compaq that aggressively exploits chip… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
Is this relevant?
Highly Cited
1997
Highly Cited
1997
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
Is this relevant?
1995
1995
 Instructional-level parallelism  A single CPU core but multiple functional units  A single CPU core, but multiple functional… Expand
Is this relevant?
Highly Cited
1991
Highly Cited
1991
Growing interest in ambitious multiple-issue machines and heavilypipelined machines requires a careful examination of how much… Expand
  • figure 2
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
1989
Highly Cited
1989
Superscalar machines can issue several instructions per cycle. Superpipelined machines can issue only one instruction per cycle… Expand
  • figure 2
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
1986
Highly Cited
1986
1 Introduction 1.1 Language Processors 1.2 The Structure of a Compiler 1.3 The Evolution of Programming Languages 1.4 The Science… Expand
Is this relevant?