Skip to search formSkip to main contentSkip to account menu
You are currently offline. Some features of the site may not work correctly.

IA-64

Known as: IA, VT, Intel Itanium architecture 
IA-64 (also called Intel Itanium architecture) is the instruction set architecture (ISA) of the Itanium family of 64-bit Intel microprocessors. The… 
Wikipedia

Related topics

Related topics

50 relations
Arithmetic logic unitCERN Program LibraryCPU cacheComparison of operating systems
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2013
Highly Cited
2013
Non-determinism and overcount on modern hardware performance counter implementations
Ideal hardware performance counters provide exact deterministic results. Real-world performance monitoring unit (PMU… 
  • table I
  • table II
  • table III
  • table IV
  • table V
Highly Cited
2005
Highly Cited
2005
Simplify: a theorem prover for program checking
This article provides a detailed description of the automatic theorem prover Simplify, which is the proof engine of the Extended… 
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Review
2002
Review
2002
IA-64 Linux Kernel: Design and Implementation
From the Book: PREFACE This book grew out of the simple desire to describe exactly how Linux works on an IA-64 machine. By… 
Highly Cited
2001
Highly Cited
2001
Vulcan Binary transformation in a distributed environment
Distributed computing on the Internet presents new challenges and opportunities for tools that inspect and modify program… 
  • figure 2
  • figure 3
  • figure 4
  • figure 6
  • figure 5
Highly Cited
2000
Highly Cited
2000
Formal Verification of IA-64 Division Algorithms
The IA-64 architecture defers floating point and integer division to software. To ensure correctness and maximum efficiency… 
Highly Cited
2000
Highly Cited
2000
Introducing the IA-64 Architecture
Microprocessors continue on the relentless path to provide more performance. Every new innovation in computing-distributed… 
  • figure 1
  • figure 2
  • figure 3
  • figure 7
  • figure 9
2000
2000
The Intel IA-64 Compiler Code Generator
In planning the new EPIC (Explicitly Parallel Instruction Computing) architecture, Intel designers wanted to exploit the high… 
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
2000
Highly Cited
2000
Welcome to the Opportunities of Binary Translation
A new processor architecture poses significant financial risk to hardware and software developers alike, so both have a vested… 
  • figure 1
Highly Cited
2000
Highly Cited
2000
Practicing JUDO: Java under dynamic optimizations
A high-performance implementation of a Java Virtual Machine (JVM) consists of efficient implementation of Just-In-Time (JIT… 
  • figure 2
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Highly Cited
1998
Highly Cited
1998
The IA-64 Architecture at Work
Two key architectural features: predication and control speculation, will enable IA-64 compilers to extract instruction level… 
  • figure 1
  • figure 3
  • figure 6
  • figure 7
  • figure 8
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE