Skip to search formSkip to main contentSkip to account menu

HyperTransport

Known as: HT, Lightning Data Transport, Direct Connect Architecture 
HyperTransport (HT), formerly known as Lightning Data Transport (LDT), is a technology for interconnection of computer processors. It is a… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
32-bitAGESAAMD 10hAMD 580 chipset series

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Shared hardware accelerator architectures for heterogeneous MPSoCs
Heterogeneous Multiprocessor System-on-Chip (Ht-MPSoC) platforms are being increasingly deployed in high performance embedded… 
2013
2013
GaN-Based LEDs With an HT-AlN Nucleation Layer Prepared on Patterned Sapphire Substrate
We report the growth and fabrication of GaN-based light-emitting diodes (LEDs) with a high-temperature (HT) AlN nucleation on… 
Review
2009
Review
2009
Quantifying Network Contention on Large Parallel Machines
In the early years of parallel computing research, significant theoretical studies were done on interconnect topologies and… 
2009
2009
High Throughput architecture for OCTAGON Network on Chip
High Throughput Octagon architecture to achieve high performance Networks on Chip (NoC) is proposed. The architecture increases… 
2009
2009
Memory Migration on Next-Touch
NUMA abilities such as explicit migration of memory buffers enable flexible placement of data buffers at runtime near the tasks… 
Review
2007
Review
2007
First Silicon Functional Validation and Debug of Multicore Microprocessors
Microprocessor designs are increasingly moving towards multiple cores on a single die. Validating memory consistency, coherency… 
2007
2007
Secure and Authenticated Communication in Chip-Level Microcomputer Bus Systems with Tree Parity Machines
The protection of chip-level microcomputer bus systems in embedded devices is essential to prevent the growing number of hardware… 
2006
2006
Simulation and measurement of high speed serial link performance in a dense, thin core flip chip package
The speed of differential digital signals, such as 12.5 Gb/s, have increased enough to be degraded by semiconductor packaging… 
2005
2005
BladeCenter processor blades, I/O expansion adapters, and units
This paper describes the electrical architecture and design of the IBM eServerTM BladeCenter® processor blades, expansion blades… 
2005
2005
Challenges in High Speed Interface Testing
There is a common trend towards the incorporation of Serial Interfaces into Systems-on-Chips (SoC), both for inter-chip and intra… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)