Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

HCMOS

Known as: High Speed CMOS, High-Speed CMOS 
HCMOS, high-speed CMOS, is the set of specifications for electrical ratings and characteristics, forming the 74HC00 family, a part of the 7400 series… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2004
2004
A method is presented in this paper for the design of high speed CMOS operational amplifiers (op-amp). The op-amp consists of an… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 7
Review
2002
Review
2002
In this paper the fundamental tradeoff between speed, power, and accuracy for high-speed analog-to-digital converters (ADCs) is… Expand
Highly Cited
2000
Highly Cited
2000
In high-speed CMOS clock buffer design, the duty cycle of a clock is liable to be changed when the clock passes through a… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 7
Highly Cited
1998
Highly Cited
1998
This paper describes a variable supply-voltage (VS) scheme. From an external supply, the VS scheme automatically generates… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
1998
1998
The most important problems of designing a 12-bit high-speed CMOS D/A converter are studied. A modified current steering… Expand
  • figure I
  • figure 3
  • figure 5
  • figure 6
  • figure 7
1994
1994
  • E. Bruun
  • Proceedings of IEEE International Symposium on…
  • 1994
  • Corpus ID: 9223298
A CMOS implementation of a high-gain current mode operational amplifier (op amp) with a single-ended input and a differential… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Highly Cited
1989
Highly Cited
1989
It is shown that clock frequencies in excess of 200 MHz are feasible in a 3- mu m CMOS process. This performance can be obtained… Expand
  • figure 1
  • figure 4
  • figure 2
  • figure 6
  • figure 3
1989
1989
The CMOS nonthreshold logic (NTL) is derived from its bipolar counterpart, which is the fastest bipolar logic, and takes the NOR… Expand
  • figure 2
  • figure 1
  • table I
  • figure 4
  • figure 5
Highly Cited
1987
Highly Cited
1987
A pipelined, 5-Msample/s, 9-b analog-to-digital converter with digital correction has been designed and fabricated in 3-/spl mu/m… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Highly Cited
1984
Highly Cited
1984
A 32-bit CMOS floating-point multiplier is described. The chip can perform 32-bit floating-point multiplication (based on the… Expand
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • figure 5