Skip to search formSkip to main contentSkip to account menu

Floating-point unit

Known as: Floating Point Unit, Math coprocessor, Floating-Point Processor 
A floating-point unit (FPU, colloquially a math coprocessor) is a part of a computer system specially designed to carry out operations on floating… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Universidad de Malaga. Campus de Excelencia Internacional Andalucia Tech. Spanish grant program FPU-MICINN 2010 and the Spanish… 
2011
2011
The binary Floating-Point Unit (FPU) of the POWER7 processor is a 5.5 cycle Fused Multiply-Add (FMA) design, fully compliant with… 
2010
2010
A high speed generic Floating Point Unit (FPU) consisting of a multiplier and adder/subtractor units is proposed. A novel… 
2008
2008
The difficulty of multithreaded programming remains a major obstacle for programmers to fully exploit multicore chips… 
2007
2007
The floating point unit of the next generation PowerPC is detailed. It has been tested at over 5 GHz. The design supports an… 
2005
2005
We describe the design of a dual-issue single-instruction, multiple-data-like (SIMD-like) extension of the IBM PowerPC® 440… 
2001
2001
An IEEE compliant, 1 GHz Sparc64-V Floating-Point Unit (FPU) with reliability-accessibility-serviceability (RAS) features and… 
Review
1999
Review
1999
Ž . Ž . Direct oxidation methanol fuel cells DMFCs are attractive for several applications, however, there are several barriers… 
1996
1996
The IBM PowerPC 603e floating-point unit (FPU) is an on-chip functional unit to support IEEE 754 standard single- and double… 
Highly Cited
1988
Highly Cited
1988
A 33MFLOPS single precision floating point processor that uses the redundant binary representation in a multiplier (FMUL) and a…