Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 237,147,107 papers from all fields of science
Search
Sign In
Create Free Account
Floating-point unit
Known as:
Floating Point Unit
, Math coprocessor
, Floating-Point Processor
Expand
A floating-point unit (FPU, colloquially a math coprocessor) is a part of a computer system specially designed to carry out operations on floating…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
50 relations
ARM architecture
AVR32
Apple A6
Arithmetic logic unit
Expand
Broader (1)
Central processing unit
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
The POWER7 Binary Floating-Point Unit
M. Boersma
,
M. Kroener
,
Christophe Layer
,
Petra Leber
,
S. M. Müller
,
Kerstin Schelm
IEEE Symposium on Computer Arithmetic
2011
Corpus ID: 8068295
The binary Floating-Point Unit (FPU) of the POWER7 processor is a 5.5 cycle Fused Multiply-Add (FMA) design, fully compliant with…
Expand
2010
2010
Design of Generic Floating Point Multiplier and Adder/Subtractor Units
L. S. A. Hamid
,
K. Shehata
,
H. El-Ghitani
,
M. Elsaid
12th International Conference on Computer…
2010
Corpus ID: 5729881
A high speed generic Floating Point Unit (FPU) consisting of a multiplier and adder/subtractor units is proposed. A novel…
Expand
2008
2008
Characterization of Conflicts in Log-Based Transactional Memory (LogTM)
J. Gil
,
M. E. A. Sánchez
,
J. M. G. Carrasco
International Euromicro Conference on Parallel…
2008
Corpus ID: 11074452
The difficulty of multithreaded programming remains a major obstacle for programmers to fully exploit multicore chips…
Expand
2007
2007
Binary Floating-Point Unit
S. D. Trong
,
M. Schmookler
,
E. Schwarz
,
M. Kroener
2007
Corpus ID: 15620247
The floating point unit of the next generation PowerPC is detailed. It has been tested at over 5 GHz. The design supports an…
Expand
2001
2001
1 GHz HAL SPARC64/sup R/ Dual Floating Point Unit with RAS features
A. Naini
,
Atul Dhablania
,
Warren James
,
Debjit Das Sarma
Proceedings 15th IEEE Symposium on Computer…
2001
Corpus ID: 29098624
An IEEE compliant, 1 GHz Sparc64-V Floating-Point Unit (FPU) with reliability-accessibility-serviceability (RAS) features and…
Expand
2001
2001
Production of cellulases in batch culture using a mutant strain of Trichoderma reesei growing on soluble carbon source
F. Domingues
,
J. Queiroz
,
J. Cabral
,
L. Fonseca
Biotechnology Letters
2001
Corpus ID: 41412339
Trichoderma reesei Rut-C30 is a highly derepressed mutant which synthesised active cellulases in culture media containing glucose…
Expand
Review
1999
Review
1999
A review of the state-ofthe-art of the methanol crossover in direct methanol fuel cells
A. Heinzel
,
V. M. Barragán
1999
Corpus ID: 55240057
Ž . Ž . Direct oxidation methanol fuel cells DMFCs are attractive for several applications, however, there are several barriers…
Expand
1996
1996
The floating-point unit of the PowerPC 603e microprocessor
R. Jessani
,
Christopher Olson
IBM Journal of Research and Development
1996
Corpus ID: 31243598
The IBM PowerPC 603e floating-point unit (FPU) is an on-chip functional unit to support IEEE 754 standard single- and double…
Expand
1992
1992
Impulse Response Measurements Using All-Pass Deconvolution
D. Griesinger
1992
Corpus ID: 5756896
A method of measuring impulse responses of rooms will be described which uses time reversed electronic reverberation from a…
Expand
1988
1988
The creation of Delta: a new concept in ANS processing
George A. Works
IEEE International Conference on Neural Networks
1988
Corpus ID: 6867215
The Delta floating-point processor is a very high-speed array processor designed for artificial neural system simulation in a PC…
Expand