Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,357,895 papers from all fields of science
Search
Sign In
Create Free Account
Fan-in
Known as:
Fan in
, Fanin
Fan-in is the number of inputs a gate can handle. For instance the fan-in for the AND gate shown in the figure is 3. Physical logic gates with a…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
10 relations
4000 series
ACC0
AND gate
Clique problem
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Modeling a membrane reactor for a zero-emission combined cycle power plant
J. Kotowicz
,
M. Job
2017
Corpus ID: 56332453
A zero emission gas turbine power plant with a membrane reactor works on the concept of using ion oxygen transport membrane (ITM…
Expand
2011
2011
Energy-Efficient Bennett Clocking Scheme for Four-State Multiferroic Logic
N. D'Souza
,
J. Atulasimha
,
Supriyo Bandyopadhyay
IEEE transactions on nanotechnology
2011
Corpus ID: 40747915
Nanomagnets with biaxial magnetocrystalline aniso-tropy have four stable magnetization orientations that can encode four-state…
Expand
2011
2011
Prospect for Charge Current Neutrino Interactions Measurements at the CERN-PS
P. Bernardini
,
A. Bertolin
,
+42 authors
V. Togo
2011
Corpus ID: 117754638
Tensions in several phenomenological models grew with experimental results on neutrino/antineutrino oscillations at Short…
Expand
2010
2010
Entropy of Operators or why Matrix Multiplication is Hard for Depth-Two Circuits
S. Jukna
Theory of Computing Systems
2010
Corpus ID: 18142236
We consider unbounded fanin depth-2 circuits with arbitrary boolean functions as gates. We define the entropy of an operator f:{0…
Expand
2004
2004
A leakage-tolerant low-leakage register file with conditional sleep transistor
A. Agarwal
,
K. Roy
,
R. Krishnamurthy
IEEE International SOC Conference, . Proceedings.
2004
Corpus ID: 8006382
This paper describes a 256/spl times/64b 3-read, 3-write ported leakage tolerant low leakage register file. The local bitline…
Expand
Highly Cited
2003
Highly Cited
2003
A leakage-tolerant high fan-in dynamic circuit design style [logic circuits]
H. Mahmoodi-Meimand
,
K. Roy
IEEE International [Systems-on-Chip] SOC…
2003
Corpus ID: 1634491
A leakage-tolerant design technique for high fan-in dynamic logic circuits is presented. An NMOS transistor with gate and drain…
Expand
2003
2003
Monotonic circuits with complete acknowledgement
N. Starodoubtsev
,
S. Bystrov
,
A. Yakovlev
Ninth International Symposium on Asynchronous…
2003
Corpus ID: 704120
The paper studies a class of asynchronous circuits in which every signal transition on the inputs of every gate is acknowledged…
Expand
1998
1998
AUTOMATIC SYNTHESIS OF GATE-LEVEL SPEED-INDEPENDENT CIRCUITS
P. Beerel
,
C. Myers
,
T. Meng
1998
Corpus ID: 17892906
This paper presents a CAD tool for the synthesis of robust asynchronous control circuits using limited-fanin basic gates such as…
Expand
1993
1993
On self-routing in Clos connection networks
Barry G. Douglass
,
A. Oruç
IEEE Transactions on Communications
1993
Corpus ID: 16197045
A self-routing connection network is a switching device where the routing of each switch can be determined in terms of the…
Expand
1963
1963
Design of ACP Resistor-Coupled Switching Circuits
D. Chung
,
John A. Palmieri
IBM Journal of Research and Development
1963
Corpus ID: 5286117
Directly coupled logic circuits utilizing silicon transistors have been developed in the Advanced Circuit Program. Silicon…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE