Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,741,298 papers from all fields of science
Search
Sign In
Create Free Account
Dynamic logic (digital electronics)
Known as:
Dynamic logic
, Static logic (digital logic)
, Static logic (digital electronics)
Expand
In integrated circuit design, dynamic logic (or sometimes clocked logic) is a design methodology in combinatory logic circuits, particularly those…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
19 relations
AND-OR-Invert
CMOS
Central processing unit
Clock rate
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
Topology maintenance: Extending the lifetime of wireless sensor networks
P. Wightman
,
M. Labrador
IEEE Latin-American Conference on Communications
2009
Corpus ID: 16813820
Topology control is a well-known strategy to save energy and extend the lifetime of wireless sensor networks. In the literature…
Expand
2005
2005
An Improved Noise-Tolerant Domino Logic Circuit for High Fan-in Gates
F. Moradi
,
Ali Peiravi
International Congress of Mathematicans
2005
Corpus ID: 31358917
Dynamic logic circuits are used for high performance circuits. Wide OR gates are employed for high speed processors, DRAM, SRAM…
Expand
2001
2001
A Single Clocked Adiabatic Static Logic—A Proposal for Digital Low Power Applications
J. Marjonen
,
M. Åberg
J. VLSI Signal Process.
2001
Corpus ID: 7473754
A modified method to construct adiabatic logic is introduced. Advantages of this circuitry over most of the previous ones is that…
Expand
1998
1998
Design issues in mixed static-domino circuit implementations
R. Puri
Proceedings International Conference on Computer…
1998
Corpus ID: 35869767
Due to its performance advantage, domino logic has been extensively used to implement critical paths in advanced microprocessor…
Expand
Highly Cited
1997
Highly Cited
1997
Static logic implication with application to redundancy identification
Jian-Kun Zhao
,
E. Rudnick
,
J. Patel
Proceedings of the ... IEEE VLSI Test Symposium
1997
Corpus ID: 7268852
This paper presents a new static logic implication algorithm. An improved implication procedure that fully takes advantage of the…
Expand
Highly Cited
1997
Highly Cited
1997
CMOS current steering logic for low-voltage mixed-signal integrated circuits
Hiok-Tiaq Ng
,
D. Allstot
IEEE Transactions on Very Large Scale Integration…
1997
Corpus ID: 6681856
A quiet logic family-complementary metal-oxide-semiconductor (CMOS) current steering logic (CSL)-has been developed for use in…
Expand
1997
1997
Locality analysis for parallel C programs
Yingchun Zhu
,
L. Hendren
Proceedings International Conference on Parallel…
1997
Corpus ID: 1469608
Many parallel architectures support a memory model where some memory accesses are local, and thus inexpensive, while other memory…
Expand
1996
1996
A fully integrated low-noise 1-GHz frequency synthesizer design for mobile communication application
Seog-Jun Lee
,
Beomsup Kim
,
Kwyro Lee
IEEE J. Solid State Circuits
1996
Corpus ID: 14072640
A fully monolithic PLL frequency synthesizer circuit implemented in a 0.8 /spl mu/m CMOS technology is presented. The measured…
Expand
1994
1994
Utilising dynamic logic for low power consumption in asynchronous circuits
C. Farnsworth
,
D. A. Edwards
,
Shiv S. Sikand
Proceedings of IEEE Symposium on Advanced…
1994
Corpus ID: 12747496
Dynamic logic offers compact, fast solutions for synchronous design. Asynchronous design methodologies which conform to the…
Expand
1992
1992
High-performance bit-serial adders and multipliers
G. Bi
,
E. V. Jones
1992
Corpus ID: 61089299
A design methodology is presented which uses clocked logic modules to synthesise flexible high performance multipliers. By using…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE