Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 227,599,889 papers from all fields of science
Search
Sign In
Create Free Account
Decimal64 floating-point format
Known as:
Decimal64
In computing, decimal64 is a decimal floating-point computer numbering format that occupies 8 bytes (64 bits) in computer memory.It is intended for…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
7 relations
Densely packed decimal
Double-precision floating-point format
ISO/IEC 10967
Machine epsilon
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Decimal engine for energy-efficient multicore processors
A. Nannarelli
IEEE/IFIP International Conference on Very Large…
2014
Corpus ID: 15596617
Prior work demonstrated the use of specialized pro-cessors, or accelerators, be energy-efficient for binary floating-point (BFP…
Expand
2013
2013
Binary Integer Decimal-Based Floating-Point Multiplication
S. González-Navarro
,
C. Tsen
,
M. Schulte
IEEE transactions on computers
2013
Corpus ID: 30107369
This paper presents a multiplier that operates on binary integer decimal (BID) encoded decimal floating-point (DFP) numbers. It…
Expand
2012
2012
On-line Decimal Adder with RBCD Representation
C. Garcia-Vega
,
S. González-Navarro
,
J. Villalba
,
E. Zapata
IEEE International Conference on Application…
2012
Corpus ID: 7096998
In this paper we present the design of an on-line adder dealing with two RBCD numbers. This basic element is intended to be be…
Expand
2012
2012
Decimal multiplication on FPGA based on a RNS representation
P. M. Matutino
,
R. Chaves
,
H. Neto
,
L. Sousa
2012
Corpus ID: 189956078
Decimal arithmetic operators are an important tool in financial and commercial applications, however the related art uses the…
Expand
2011
2011
A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor
Carlos Minchola
,
Martín Vázquez
,
G. Sutter
Southern Conference Programmable Logic
2011
Corpus ID: 10335756
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor. The design performs addition and…
Expand
2010
2010
A redundant decimal floating-point adder
K. Yehia
,
H. Fahmy
,
M. Hassan
Conference Record of the Forty Fourth Asilomar…
2010
Corpus ID: 20748162
Decimal floating-point addition is important for financial and business applications. There has been a growing interest in…
Expand
2009
2009
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier
Carlos Minchola
,
G. Sutter
International Conference on Reconfigurable…
2009
Corpus ID: 15028070
This paper describes the design and implementation of a hardware module to calculate the decimal floating-point DFP…
Expand
2009
2009
A new decimal antilogarithmic converter
Dongdong Chen
,
Yu Zhang
,
D. Teng
,
K. Wahid
,
M. Lee
,
S. Ko
IEEE International Symposium on Circuits and…
2009
Corpus ID: 17044584
This paper presents a new design and implementation of a 32-bit decimal floating-point (DFP) antilogarithmic converter based on…
Expand
2009
2009
A 32-bit Decimal Floating-Point Logarithmic Converter
Dongdong Chen
,
Yu Zhang
,
Younhee Choi
,
M. Lee
,
S. Ko
IEEE Symposium on Computer Arithmetic
2009
Corpus ID: 14636943
This paper presents a new design and implementation of a 32-bit decimal floating-point (DFP) logarithmic converter based on the…
Expand
2008
2008
A decimal fully parallel and pipelined floating point multiplier
R. Raafat
,
Amira M. Abdel-Majeed
,
+4 authors
H. Fahmy
Asilomar Conference on Signals, Systems and…
2008
Corpus ID: 9955793
Decimal arithmetic is important in several commercial applications including financial analysis, banking, tax calculation…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE