FAQ

Decimal64 floating-point format

Known as: Decimal64 
In computing, decimal64 is a decimal floating-point computer numbering format that occupies 8 bytes (64 bits) in computer memory.It is intended for… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

2006-2017
02420062017

Related topics

Related topics

7 relations
Densely packed decimalDouble-precision floating-point formatISO/IEC 10967Machine epsilon
(More)

Related mentions per year

Related mentions per year

1952-2018
1960198020002020
Decimal64 floating-point format
Double-precision floating-point format
Significand
Machine epsilon
NaN
Signed zero

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Formal Correctness of Comparison Algorithms Between Binary64 and Decimal64 Floating-Point Numbers
We present a full Coq formalisation of the correctness of some comparison algorithms between binary64 and decimal64 floatingpoint… (More)
  • figure 1
Is this relevant?
2013
2013
Comparison between Binary64 and Decimal64 Floating-Point Numbers
We introduce a software-oriented algorithm that allows one to quickly compare a binary64 floating-point (FP) number and a… (More)
  • table I
  • table II
Is this relevant?
2012
2012
Improved Decimal Floating-Point Logarithmic Converter Based on Selection by Rounding
This paper presents the algorithm and architecture of the decimal floating-point (DFP) logarithmic converter, based on the digit… (More)
  • table 1
  • table 2
  • table 3
  • figure 1
  • table 4
Is this relevant?
2012
2012
Arithmetic Unit Implementation Using A FPGA IEEE-754-2008 Decimal64 Floating-Point
  • Raja Gopal Surineedi
  • 2012
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) ALU (Arithmetic logic unit). The design performs… (More)
  • table 2.2
  • figure 1
  • figure 3
  • figure 4
Is this relevant?
2011
2011
FPGA Implementations of Radix-10 Digit Recurrence Fixed-Point and Floating-Point Dividers
In this paper we present three different radix-10 digit recurrence division algorithms for FPGA architectures. The first one… (More)
  • figure 1
  • figure 2
  • figure 6
  • figure 4
  • figure 5
Is this relevant?
2010
2010
A decimal floating-point fused-multiply-add unit
This paper presents the first hardware implementation of a fully parallel decimal floating-point fused-multiply-add unit… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
2010
2010
A redundant decimal floating-point adder
Decimal floating-point addition is important for financial and business applications. There has been a growing interest in… (More)
  • figure 1
  • figure 2
  • figure 3
  • table I
  • table II
Is this relevant?
2009
2009
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier
This paper describes the design and implementation of a hardware module to calculate the decimal floating-point DFP… (More)
  • figure 2
  • figure 3
  • table I
  • figure 4
  • table II
Is this relevant?
2008
2008
A decimal fully parallel and pipelined floating point multiplier
Decimal arithmetic is important in several commercial applications including financial analysis, banking, tax calculation… (More)
  • figure 1
  • figure 2
  • table 1
Is this relevant?
2006
2006
Worst Cases for the Exponential Function in the IEEE 754r decimal64 Format
We searched for the worst cases for correct rounding of the exponential function in the IEEE 754r decimal64 format, and computed… (More)
  • table 1
  • table 2
  • table 3
  • table 4
  • table 5
Is this relevant?