Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Decimal64 floating-point format

Known as: Decimal64 
In computing, decimal64 is a decimal floating-point computer numbering format that occupies 8 bytes (64 bits) in computer memory.It is intended for… Expand
Wikipedia

Related topics

Related topics

7 relations
Densely packed decimalDouble-precision floating-point formatISO/IEC 10967Machine epsilon
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Binary Integer Decimal-Based Floating-Point Multiplication
This paper presents a multiplier that operates on binary integer decimal (BID) encoded decimal floating-point (DFP) numbers. It… Expand
  • figure 1
  • table 1
  • table 2
  • figure 3
  • figure 2
Is this relevant?
2013
2013
Comparison between Binary64 and Decimal64 Floating-Point Numbers
We introduce a software-oriented algorithm that allows one to quickly compare a binary64 floating-point (FP) number and a… Expand
  • table I
  • table II
Is this relevant?
2011
2011
A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor. The design performs addition and… Expand
  • figure 2
  • figure 3
  • figure 4
  • table 2
  • table 1
Is this relevant?
2010
2010
A redundant decimal floating-point adder
Decimal floating-point addition is important for financial and business applications. There has been a growing interest in… Expand
  • figure 1
  • figure 2
  • figure 3
  • table I
  • table II
Is this relevant?
2010
2010
A Decimal Floating-Point Accurate Scalar Product Unit with a Parallel Fixed-Point Multiplier on a Virtex-5 FPGA
Decimal Floating Point operations are important for applications that cannot tolerate errors from conversions between binary and… Expand
  • figure 3
  • figure 1
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
2010
2010
A decimal floating-point fused-multiply-add unit
This paper presents the first hardware implementation of a fully parallel decimal floating-point fused-multiply-add unit… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
2009
2009
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier
This paper describes the design and implementation of a hardware module to calculate the decimal floating-point DFP… Expand
  • figure 2
  • figure 3
  • table I
  • figure 4
  • table II
Is this relevant?
2009
2009
Performance analysis of decimal floating-point libraries and its impact on decimal hardware and software solutions
The IEEE Standards Committee recently approved the IEEE 754–2008 Standard for Floating-point Arithmetic, which includes… Expand
  • table I
  • table III
  • table IV
  • figure 1
  • table VII
Is this relevant?
2008
2008
A decimal fully parallel and pipelined floating point multiplier
Decimal arithmetic is important in several commercial applications including financial analysis, banking, tax calculation… Expand
  • figure 1
  • figure 2
  • table 1
Is this relevant?
2006
2006
Worst Cases for the Exponential Function in the IEEE 754r decimal64 Format
We searched for the worst cases for correct rounding of the exponential function in the IEEE 754r decimal64 format, and computed… Expand
  • table 1
  • table 2
  • table 3
  • table 4
  • table 5
Is this relevant?
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE