Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Decimal64 floating-point format

Known as: Decimal64 
In computing, decimal64 is a decimal floating-point computer numbering format that occupies 8 bytes (64 bits) in computer memory.It is intended for… Expand
Wikipedia

Related topics

Related topics

7 relations
Densely packed decimalDouble-precision floating-point formatISO/IEC 10967Machine epsilon
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Binary Integer Decimal-Based Floating-Point Multiplication
This paper presents a multiplier that operates on binary integer decimal (BID) encoded decimal floating-point (DFP) numbers. It… Expand
  • figure 1
  • table 1
  • table 2
  • figure 3
  • figure 2
2012
2012
On-line Decimal Adder with RBCD Representation
In this paper we present the design of an on-line adder dealing with two RBCD numbers. This basic element is intended to be be… Expand
  • table I
  • figure 1
  • figure 2
  • table II
  • figure 4
2011
2011
A FPGA IEEE-754-2008 decimal64 Floating-Point adder/subtractor
This paper describes the FPGA implementation of a Decimal Floating Point (DFP) adder/subtractor. The design performs addition and… Expand
  • figure 2
  • figure 3
  • figure 4
  • table 2
  • table 1
2010
2010
A decimal floating-point fused-multiply-add unit
This paper presents the first hardware implementation of a fully parallel decimal floating-point fused-multiply-add unit… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • table 2
2009
2009
A FPGA IEEE-754-2008 Decimal64 Floating-Point Multiplier
This paper describes the design and implementation of a hardware module to calculate the decimal floating-point DFP… Expand
  • figure 2
  • figure 3
  • table I
  • figure 4
  • table II
2009
2009
A new decimal antilogarithmic converter
This paper presents a new design and implementation of a 32-bit decimal floating-point (DFP) antilogarithmic converter based on… Expand
  • table I
  • figure 1
  • table III
2009
2009
A 32-bit Decimal Floating-Point Logarithmic Converter
This paper presents a new design and implementation of a 32-bit decimal floating-point (DFP) logarithmic converter based on the… Expand
  • figure 1
  • table 1
  • table I
  • figure 3
  • table 2
2009
2009
Performance analysis of decimal floating-point libraries and its impact on decimal hardware and software solutions
The IEEE Standards Committee recently approved the IEEE 754–2008 Standard for Floating-point Arithmetic, which includes… Expand
  • table I
  • table III
  • table IV
  • figure 1
  • table VII
2008
2008
A decimal fully parallel and pipelined floating point multiplier
Decimal arithmetic is important in several commercial applications including financial analysis, banking, tax calculation… Expand
  • figure 1
  • figure 2
  • table 1
2007
2007
A radix-10 SRT divider based on alternative BCD codings
In this paper we present the algorithm and architecture a radix-10 floating-point divider based on an SRT non-restoring digit-by… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table 1
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE