Skip to search formSkip to main contentSkip to account menu

Double-precision floating-point format

Known as: Double-precision, Double precision floating point, Double-precision floating-point 
Double-precision floating-point format is a computer number format that occupies 8 bytes (64 bits) in computer memory and represents a wide, dynamic… 
Wikipedia (opens in a new tab)

Related topics

Related topics

37 relations
AMD FireProARM Cortex-MC data typesC99

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Double precision floating point core in verilog
A floating-point unit (FPU) is a math coprocessor, a part of a computer system specially designed to carry out operations on… 
2013
2013
A fully automated reconfigurable calculation engine dedicated to the real-time simulation of high switching frequency power electronic circuits
2011
2011
An efficient multiple precision floating-point multiplier
The current paper presents a multi-mode floating point multiplier operating efficiently with every precision format specified by… 
2011
2011
Godson-3B: A 1GHz 40W 8-core 128GFLOPS processor in 65nm CMOS
As the latest product of Godson processor series, the Godson-3B processor is an 8-core high-performance general-purpose processor… 
Highly Cited
2011
Highly Cited
2011
FPGA-based architecture for real time segmentation and denoising of HD video
The identification of moving objects is a basic step in computer vision. The identification begins with the segmentation and is… 
Highly Cited
2009
Highly Cited
2009
SAPPORO: A way to turn your graphics cards into a GRAPE-6
Highly Cited
1998
Highly Cited
1998
Comparison of Single- and Dual-Pass Multiply-Add Fused Floating-Point Units
Low power, low cost, and high performance factors dictate the design of many microprocessors targeted to the low power computing… 
Highly Cited
1995
Highly Cited
1995
167 MHz radix-4 floating point multiplier
  • R. YuG. Zyner
  • Proceedings of the 12th Symposium on Computer…
  • 1995
  • Corpus ID: 38061019
An IEEE floating point multiplier with partial support for subnormal operands and results is presented. Radix-4 or modified Booth… 
Highly Cited
1993
Highly Cited
1993
A Recursive Carry-Lookahead/Carry-Select Hybrid Adder
The author presents a very fast adder for double-precision mantissas, which is an improvement on T. Lynch and E. E. Swartzlandes… 
Review
1993
Review
1993
Overview of the CHIP Compiler System
The MIPSpro compiler system consists of a set of components that enable you to create new 32-bit and 64-bit executable programs… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)