Branch target predictor

Known as: Branch target buffer 
In computer architecture, a branch target predictor is the part of a processor that predicts the target of a taken conditional branch or an… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1983-2017
051019832017

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Indirect-branch prediction is becoming more important for modern processors as more programs are written in object-oriented… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2009
2009
Insights into branch predictor organization and operation can be used in architecture-aware compiler optimizations to improve… (More)
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
2005
2005
Microarchitects should consider power consumption, together with accuracy, when designing a branch predictor, especially in… (More)
Is this relevant?
2003
2003
In this paper we present a methodology for a low-power branch identification mechanism, which enables the design of extremely… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2001
2001
In this paper, we present a new hybrid branch predictor called the GoStay2, which can effectively reduce indirect misprediction… (More)
  • figure 1
  • table 1
  • figure 9
  • figure 10
Is this relevant?
Highly Cited
2000
Highly Cited
2000
The fundamental requirement for hard real-time systems is that task deadlines be never missed. As a consequence, knowing tasks… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
Is this relevant?
Highly Cited
1998
Highly Cited
1998
Two-level predictors improve branch prediction accuracy by allowing predictor tables to hold multiple predictions per branch… (More)
  • table 1
  • table 2
  • figure 1
  • figure 2
  • table 3
Is this relevant?
1998
1998
Two-level predictors improve branch prediction accuracy by allowing predictor tables to hold multiple predictions per branch… (More)
  • table 1
  • figure 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
1991
1991
Brian K. Bray and M. J. Flynn Computer Systems Laboratory Startford Urtiversity, CA 94305 Achieving high instruction issue rates… (More)
  • figure 3
  • figure 2
  • figure 4
  • figure 5
  • figure 7
Is this relevant?
Highly Cited
1984
Highly Cited
1984
47 Multiple-Microprocessor Programming Techniques: MML, a New Set of Tools Maurello Boari, Stefano Crespi-Reghizzi, Alberto Dapra… (More)
Is this relevant?