All Fields
Computer Science
Medicine
FAQ
Contact
Sign in
Analog delay line
An analog delay line is a network of electrical components connected in series, where each individual element creates a time difference or phase…Â
(More)
Wikipedia
Topic mentions per year
Topic mentions per year
1956-2017
0
50
100
150
1956
2016
Related topics
Related topics
22 relations
Bendix G-15
Bucket-brigade device
Charge-coupled device
Delay line memory
(More)
Related mentions per year
Related mentions per year
1940-2018
1940
1960
1980
2000
2020
Analog delay line
Signal processing
Transmission line
Radar
Series and parallel circuits
Charge-coupled device
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
A programmable analog delay line for Micro-beamforming in a transesophageal ultrasound probe
Zili Yu
,
Michiel A. P. Pertijs
,
Gerard C. M. Meijer
2010 10th IEEE International Conference on Solid…
2010
Our research project is to design a readout IC for an ultrasonic transducer consisting of a matrix of more than 2000 elements…Â
(More)
Is this relevant?
Highly Cited
2010
Highly Cited
2010
Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs
Jinyuan Wu
IEEE Transactions on Nuclear Science
2010
This paper discusses implementation of the Wave Union TDC, a novel scheme of FPGA TDC to improve time measurement precision using…Â
(More)
Is this relevant?
2010
2010
A Novel On-Chip Active Dispersive Delay Line (DDL) for Analog Signal Processing
Bo Xiang
,
Anthony Kopa
,
Alyssa B. Apsel
IEEE Microwave and Wireless Components Letters
2010
In this letter, we report the first on-chip design of an active dispersive delay line (DDL) based upon the distributed…Â
(More)
Is this relevant?
2009
2009
Compressive Receiver Using a CRLH-Based Dispersive Delay Line for Analog Signal Processing
Samer Abielmona
,
S. Gupta
,
Chmstophe Caloz
IEEE Transactions on Microwave Theory and…
2009
A compressive receiver (CR) is presented utilizing a composite right/left-handed (CRLH) dispersive delay line (DDL) for analog…Â
(More)
Is this relevant?
2009
2009
Reflection-Type Artificial Dielectric Substrate Microstrip Dispersive Delay Line (DDL) for Analog Signal Processing
M. Coulombe
,
Chmstophe Caloz
IEEE Transactions on Microwave Theory and…
2009
A reflection-type artificial dielectric substrate (ADS) microstrip dispersive delay line (DDL) for analog signal processing is…Â
(More)
Is this relevant?
2009
2009
A 1mW 4b 1GS/s delay-line based analog-to-digital converter
Yahya M. Tousi
,
Guansheng Li
,
Arjang Hassibi
,
Ehsan Afshari
2009 IEEE International Symposium on Circuits and…
2009
In this paper we introduce a novel Analog-to-Digital architecture for high speed applications that is compatible with digital…Â
(More)
Is this relevant?
2006
2006
A Rail-to-Rail Delay Line for Time Analog-to-Digital Converters
Meric Keskin
2006 49th IEEE International Midwest Symposium on…
2006
This paper presents a rail-to-rail, voltage-to-time conversion circuit, which can be used in time-analog-to-digital (TAD…Â
(More)
Is this relevant?
2004
2004
Phase performance of an eight-channel wavelength-division-multiplexed analog-delay line
A L Campillo
,
E. Funk
,
D. A. Tulchinsky
,
J. L. Dexter
,
K. J. Williams
Journal of Lightwave Technology
2004
The design of an eight-channel 25 /spl mu/s wavelength-division-multiplexed (WDM) microwave photonic delay line is described. The…Â
(More)
Is this relevant?
Highly Cited
2000
Highly Cited
2000
An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance
Yongsam Moon
,
Jongsang Choi
,
Kyeongho Lee
,
Deog-Kyoon Jeong
,
Min-Kyu Kim
IEEE Journal of Solid-State Circuits
2000
This paper describes an all-analog multiphase delay-locked loop (DLL) architecture that achieves both wide-range operation and…Â
(More)
Is this relevant?
1994
1994
A Digitaly Programmable Switched Current Analog Delay Line
Bruno Stefanelli
,
Andreas Kaiser
ESSCIRC '94: Twientieth European Solid-State…
1994
High performance analog building blocks are of great importance in mixed-mode ASIC's. The switched current approach allows their…Â
(More)
Is this relevant?