Skip to search formSkip to main contentSkip to account menu

Zero wait state

Zero wait state is a feature of a processor or computer architecture in which the processor does not have to wait to perform memory access. Non-zero… 
Wikipedia (opens in a new tab)

Related topics

Related topics

4 relations
Central processing unitComputerWait state

Broader (1)

Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2006
2006
Memory Architecture Evaluation for Video Encoding on Enhanced Embedded Processors
In this paper we investigate the impact of different memory configurations on performance and energy consumption of the video… 
2001
2001
A 1.8 V 64 Mb 100 MHz flexible read while write flash memory [in CMOS]
A flash memory with flexible multi-partition architecture allows programming or erasing in one partition while reading from… 
1997
1997
A 3.3 V 16 Mb nonvolatile virtual DRAM using a NAND flash memory technology
A 3.3V 16Mb nonvolatile memory has read and write operations fully DRAM-compatible except a longer RAS precharge time after write… 
1996
1996
A 2 ns zero wait state, 32 kB semi-associative L1 cache
A 32 kB, semi-associative bit dimension, L1 cache test site uses 0.5 /spl mu/m 2.5 V CMOS. The technology features an Leff of 0… 
Review
1996
Review
1996
DSPCard-C31: Development on a budget [Product Reviews]
evelopment hardware and software for digital signal processors tend to be rather expensive, typD ically costing several thousand… 
1995
1995
A DRAM interface coprocessor for a low-cost vector microprocessor
We describe a 32-bit DRAM interface chip which controls 4 interleaved banks of standard commercial DRAMs with no additional glue… 
1993
1993
Cache computer and production method of controlling such a memory signals.
system cache (207) to zero wait state for use in computer systems. The present invention uses asynchronous SRAMs groups… 
1989
1989
The design of a multi-chip single package digital signal processing module
A 32-b floating-point digital signal processor IC is integrated with eight 16 K*4-b SRAM chips on a silicon substrate, thus… 
1988
1988
The cache architecture of the Apollo DN4000
  • C. FrinkP. Roy
  • Digest of Papers. COMPCON Spring 88 Thirty-Third…
  • 1988
  • Corpus ID: 1308323
The authors examine the cache architecture of the Apollo DN4000 workstation, which utilizes a virtual cache to provide a cost… 
1987
1987
VMEbus packs multiprocessing power
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)