Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,976,750 papers from all fields of science
Search
Sign In
Create Free Account
XNOR gate
Known as:
EXNOR
, ENOR gate
, EXNOR Gate
Expand
The XNOR gate (sometimes, EXNOR, ENOR, and, rarely, NXOR) is a digital logic gate whose function is the logical complement of the exclusive OR (XOR…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
22 relations
4000 series
AND gate
CMOS
Chaos computing
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2020
2020
New symmetric key cipher capable of digraph to single letter conversion utilizing binary system
N. Kako
,
H. Sadeeq
,
A. Abrahim
2020
Corpus ID: 213647320
In this paper, a new Playfair cipher built on bits level symmetric key cryptographic was proposed for the purpose of converting…
Expand
2017
2017
PERFORMANCE ANALYSIS OF A LOW-POWER HIGH-SPEED HYBRID 1-BIT FULL ADDER CIRCUIT USING CMOS TECHNOLOGIES USING
C. Megha
2017
Corpus ID: 26659278
2 Assistant Professor, Department of ECE, Rajeev Institute of Technology, Hassan-573201…
Expand
2016
2016
Training Bit Fully Convolutional Network for Fast Semantic Segmentation
He Wen
,
Shuchang Zhou
,
+4 authors
C. Yao
arXiv.org
2016
Corpus ID: 14333937
Fully convolutional neural networks give accurate, per-pixel prediction for input images and have applications like semantic…
Expand
2014
2014
Diffusion Programmable Device : The device to prevent reverse engineering
M. Shiozaki
,
Ryohei Hori
,
T. Fujino
IACR Cryptology ePrint Archive
2014
Corpus ID: 11927403
The secret information, which is embedded in integrated circuit (IC) devices such as a smart card, has the risk of theft by…
Expand
2013
2013
Area and Power Efficient CMOS Adder Design by Hybridizing PTL and GDI Technique
Anjali Sharma
,
R. Mehra
2013
Corpus ID: 15217551
In this paper an area and power efficient 9T adder design has been presented by hybridizing PTL and GDI techniques. The proposed…
Expand
2012
2012
A nanomachined optical logic gate driven by gradient optical force
J. Tao
,
Jiuhui Wu
,
+4 authors
A. Liu
2012
Corpus ID: 55585962
In this letter, a nanomachined optical logic gate using optical gradient force is demonstrated. The device consists of a…
Expand
2012
2012
Design of Asynchronous Sequential Circuits using Reversible Logic Gates
Bahram Dehghan
2012
Corpus ID: 12886011
In recent literature, Reversible logic has become one of the promising arena in low power dissipating circuit design in the past…
Expand
2009
2009
A New Cell Design Methodology for Balanced XOR-XNOR Circuits for Hybrid-CMOS Logic
T. Nikoubin
,
F. Eslami
,
A. Baniasadi
,
K. Navi
Journal of Low Power Electronics
2009
Corpus ID: 20548368
In this paper, we propose a systematic design methodology in the category of hybrid-CMOS logic style. Our methodology is based on…
Expand
2001
2001
Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic
S. Aunet
,
Y. Berg
,
O. Tjore
,
Øyvind Næss
,
Trond Sæther
2001
Corpus ID: 14103440
This dissertation describes using theory, computer simulations and laboratory measurements a new class of real time…
Expand
2000
2000
A single-electron stochastic associative processing circuit robust to random background-charge effects and its structure using nanocrystal floating-gate transistors
T. Yamanaka
,
T. Morie
,
M. Nagata
,
A. Iwata
2000
Corpus ID: 53067670
A new single-electron circuit using the unique features of single-electron devices is proposed, based on a basic strategy and…
Expand