Skip to search formSkip to main contentSkip to account menu

Verilog-A

Known as: VerilogA 
Verilog-A is an industry standard modeling language for analog circuits. It is the continuous-time subset of Verilog-AMS.
Wikipedia (opens in a new tab)

Related topics

Related topics

7 relations
Electronic circuit simulationKen KundertProgramming language referenceSystemVerilog

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Threshold Voltage Compensation Error in Voltage Programmed AMOLED Displays
A new accurate voltage-programmed pixel circuit for active-matrix organic light-emitting diode (AMOLED) displays is presented… 
2015
2015
Spice-compatible modeling of high injection and propagation of minority carriers in the substrate of Smart Power ICs
2015
2015
Design of High-Speed Energy-Efficient Masking Error Immune PentaMTJ-Based TCAM
The main challenge in ternary content addressable memory (TCAM) design is to reduce the power consumption associated with… 
2013
2013
Tunnel Transistors for Low Power Logic
Tunnel transistor (TFET) as steep slope device to enable supply voltage scaling is explored at the device level as well as… 
2011
2011
Electromechanical and Electromagnetic Simulation of RF-MEMS Complex Networks Based on Compact Modeling Approach
This work reports the coupled electromechanical and electromagnetic simulation of an RF-MEMS complex network, i.e. a… 
2009
2009
FinFET compact modeling and parameter extraction
In this paper, we present a FinFET compact model and its associated parameter extraction methodology. This explicit model… 
2008
2008
Carbon nanotube transistor compact model for circuit design and performance optimization
In this paper, we describe the development of the Stanford University Carbon Nanotube FET (CNFET) Compact Model. The CNFET Model… 
2007
2007
Non-linear electromechanical RF model of a MEMS varactor based on VerilogA© and lumped-element parasitic network
In this paper we discuss an approach for the implementation of non-linear electromechanical and RF models of complete RF-MEMS… 
2007
2007
Enhancement of VCO Linearity and Phase Noise by Implementing Frequency Locked Loop
This paper investigates the on-chip implementation of a frequency locked loop (FLL) over a VCO that decreases the phase noise and… 
2006
2006
Modelling and Simulation of a Non-Coherent IR UWB Transceiver Architecture with ToA Estimation
Lately, impulse-radio (IR) based ultra wideband (UWB) has emerged as a leading candidate for short range data communications with… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)