Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 233,208,653 papers from all fields of science
Search
Sign In
Create Free Account
Verilog-A
Known as:
VerilogA
Verilog-A is an industry standard modeling language for analog circuits. It is the continuous-time subset of Verilog-AMS.
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
7 relations
Electronic circuit simulation
Ken Kundert
Programming language reference
SystemVerilog
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Fast circuit simulator for transient analysis of CDM ESD
Kuo-Hsuan Meng
,
E. Rosenbaum
Electrical Overstress/Electrostatic Discharge…
2015
Corpus ID: 7036122
The run-time for circuit-level CDM ESD simulation can be prohibitively long. By leveraging the specific properties of the problem…
Expand
2015
2015
Design of High-Speed Energy-Efficient Masking Error Immune PentaMTJ-Based TCAM
Mohit Kumar Gupta
,
M. Hasan
IEEE transactions on magnetics
2015
Corpus ID: 2610014
The main challenge in ternary content addressable memory (TCAM) design is to reduce the power consumption associated with…
Expand
2013
2013
Behavioral Current-Voltage Model with Intermediate States for Unipolar Resistive Memories
Young Su Kim
,
K. Min
2013
Corpus ID: 59018011
In this paper, a behavioral current-voltage model with intermediate states is proposed for analog applications of unipolar…
Expand
2013
2013
The very unusual case of the IEC-robust IC with low HBM performance
G. Boselli
,
J. Brodsky
Electrical Overstress/Electrostatic Discharge…
2013
Corpus ID: 34256294
In this work we will show for the first time the case of an IC robust to on-chip IEC 61000-4-2 ESD level events and, yet…
Expand
2009
2009
Bipolar Transistor Excess Phase Modeling in Verilog-A
C. McAndrew
,
Zoltan Huszka
,
G. Coram
IEEE Journal of Solid-State Circuits
2009
Corpus ID: 35716257
The collector current Ic of a bipolar transistor does not instantaneously respond to changes in applied base-emitter voltage Vbe…
Expand
2009
2009
FinFET compact modeling and parameter extraction
N. Chevillon
,
Mingchun Tang
,
F. Prégaldiny
,
C. Lallement
,
M. Madec
MIXDES-16th International Conference Mixed Design…
2009
Corpus ID: 18535410
In this paper, we present a FinFET compact model and its associated parameter extraction methodology. This explicit model…
Expand
2008
2008
Modelado de dispositivos activos de microondas utilizando código Verilog-A
José María Zamanillo Sainz de la Maza
,
Sergio Rivera de la Calle
,
+4 authors
Constantino Pérez Vega
2008
Corpus ID: 170478526
El gran avance tecnologico producido en los ultimos anos en el ambito de las comunicaciones, ha incrementado la complejidad de…
Expand
2008
2008
Verilog-A model for phase change memory simulation
K. C. Kwong
,
Lin Li
,
Jin He
,
M. Chan
9th International Conference on Solid-State and…
2008
Corpus ID: 12689376
A fully-customized phase change memory (PCM) model for circuit simulation has been developed and implemented in Verilog-A…
Expand
2007
2007
Non-linear electromechanical RF model of a MEMS varactor based on VerilogA© and lumped-element parasitic network
J. Iannacci
,
R. Gaddi
,
A. Gnudi
European Microwave Conference
2007
Corpus ID: 13368019
In this paper we discuss an approach for the implementation of non-linear electromechanical and RF models of complete RF-MEMS…
Expand
2002
2002
A functional specification notation for co-design of mixed analog-digital systems
A. Doboli
,
R. Vemuri
Proceedings Design, Automation and Test in…
2002
Corpus ID: 14085104
This paper discusses aBlox - a specification notation for high-level synthesis of mixed-signal systems. aBlox addresses three…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE