Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 235,002,276 papers from all fields of science
Search
Sign In
Create Free Account
Value-driven design
Known as:
VCDM
, Value centric design
, Value driven design
Expand
Value-driven design (VDD) is a systems engineering strategy based on microeconomics which enables multidisciplinary design optimization. Value-driven…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
6 relations
Agile software development
Decision theory
List of software development philosophies
MIT Engineering Systems Division
Expand
Broader (1)
Systems engineering
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Temperature Aware Methodology for Low Power SoC System
K. Sureshkumar
,
S. Anitha
,
M. Gayathiri
2016
Corpus ID: 31169977
Energy consumption is a major concern in many embedded computing systems. Several studies have shown that cache memories account…
Expand
2013
2013
A Low-Power Low-VDD Nonvolatile Latch Using Spin Transfer Torque MRAM
Kejie Huang
,
Y. Lian
IEEE transactions on nanotechnology
2013
Corpus ID: 42913513
The high leakage power due to the scaling down of the process nodes has been one of the critical issues in CMOS circuits…
Expand
2013
2013
A 130-nm CMOS 0.007-$\hbox{mm}^{2}$ Ring-Oscillator-Based Self-Calibrating IR-UWB Transmitter Using an Asynchronous Logic Duty-Cycled PLL
M. Crepaldi
,
D. Demarchi
IEEE Transactions on Circuits and Systems - II…
2013
Corpus ID: 30567490
We present a 0.007 mm2 impulse-radio ultrawideband transmitter (TX) based on a ring oscillator capable of synthesizing pulses…
Expand
2008
2008
Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks
B. Nadeau-Dostie
,
K. Takeshita
,
J. Cote
IEEE International Test Conference
2008
Corpus ID: 24801611
The BurstModetrade test clocking methodology, first presented in, is improved to handle circuits with synchronous clocks of…
Expand
2008
2008
Stability and Static Noise Margin Analysis of Low-Power SRAM
R. Keerthi
,
Chein-in Henry Chen
IEEE Instrumentation and Measurement Technology…
2008
Corpus ID: 28268061
To overcome the read data destruction and to gain stability at Iow-VDD a seven-transistor (7T) SRAM cell is implemented and…
Expand
2007
2007
VOSCH: Voltage scaled cache hierarchies
W. Wong
,
Cheng-Kok Koh
,
Yiran Chen
,
Hai Helen Li
ICCD
2007
Corpus ID: 3465122
The cache hierarchy of state-of-the-art - especially multicore - microprocessors consumes a significant amount of area and energy…
Expand
2004
2004
Partial random walks for transient analysis of large power distribution networks
Weikun Guo
,
S. Tan
,
Zuying Luo
,
Xianlong Hong
2004
Corpus ID: 19000712
This paper proposes a new simulation algorithm for analyzing large power distribution networks, modeled as linear RLC circuits…
Expand
2001
2001
High-Efficiency Charge-Pump Circuits with Large Current Output for Mobile Equipment Applications
T. Myono
,
Akira Uemoto
,
+4 authors
Haruo Kobayashi
2001
Corpus ID: 8199117
SUMMARY This paper presents improved versions of threestage positive-output and two-stage negative-output Dickson charge-pump…
Expand
1994
1994
1V power supply, 384 ks/s 10b A/D and D/A converters with swing-suppression noise shaping
Tp
,
Y. Matsuya
,
J. Yamada
IEEE International Solid-State Circuits…
1994
Corpus ID: 60836950
Low-power-consumption circuits for analog-digital mixed LSIs are key to attaining a long battery life and light weight for…
Expand
Highly Cited
1983
Highly Cited
1983
The use of QT interval to determine pacing rate: early clinical experience.
Rickards Af
,
Donaldson Rm
,
Thalen Hj
1983
Corpus ID: 72363463
Malgre la disponibilite de stimulateurs du lype physlologique, il restent des inconvenients inherenls a leur fonctionnement. En…
Expand