Skip to search formSkip to main contentSkip to account menu

Unrolled linked list

In computer programming, an unrolled linked list is a variation on the linked list which stores multiple elements in each node. It can dramatically… 
Wikipedia (opens in a new tab)

Related topics

Related topics

11 relations
Array data structureB-treeCDR codingCPU cache

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2020
2020
A Hennings type invariant of 3-manifolds from a topological Hopf superalgebra
  • N. Ha
  • Quantum Topology
  • 2020
  • Corpus ID: 119580576
We prove the unrolled superalgebra $\mathcal{U}_{\xi}^{H}\mathfrak{sl}(2|1)$ has a completion which is a ribbon superalgebra in a… 
2019
2019
Energy Efficient and Side-Channel Secure Cryptographic Hardware for IoT-Edge Nodes
Design of ultralightweight but secure encryption engine is a key challenge for Internet-of-Things edge devices. This paper… 
2018
2018
Generic Low-Latency Masking in Hardware
In this work, we introduce a generalized concept for low-latency masking that is applicable to any implementation and protection… 
2017
2017
Interface Adhesion and Structural Characterization of Rolled-up GaAs / In 0 . 2 Ga 0 . 8 As Multilayer Tubes by Coherent Phonon Spectroscopy
  • D., V., T.
  • 2017
  • Corpus ID: 26522729
We present a detailed experimental and theoretical study of the acoustic phonon modes in rolled-up multilayers with thickness of… 
2017
2017
Energy Efficient Loop Unrolling for Low-Cost FPGAs
Many FPGA computations, including block ciphers, require repetitive loop operations that are difficult to parallelize. Sequential… 
2017
2017
Pressures secondary to circumferential digital dressings in clay models
The hands and fingers are common sites of injury, accounting for an estimated 4.8 million injured persons treated in US hospital… 
Highly Cited
2014
Highly Cited
2014
A 28 Gb/s 560 mW Multi-Standard SerDes With Single-Stage Analog Front-End and 14-Tap Decision Feedback Equalizer in 28 nm CMOS
This paper presents a 28 Gb/s multistandard SerDes macro which is fabricated in TSMC 28 nm CMOS process. The transimpedance… 
2014
2014
A High-Throughput Unrolled ZUC Core for 100Gbps Data Transmission
In this paper, we propose a high-throughput encryption and decryption IP core based on ZUC, in order to satisfy the demand of… 
Review
2008
Review
2008
Digital optical televiewing of ice boreholes
Abstract Digital optical televiewing, recently developed to log and map terrestrial boreholes, provides a complete orientated… 
2005
2005
A multigigabit backplane transceiver core in 0.13-/spl mu/m CMOS with a power-efficient equalization architecture
A binary backplane transceiver core in 0.13-/spl mu/m dual-gate low-voltage (LV) CMOS, operating at 0.6-9.6 Gb/s with an area of… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)