Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Tile processor

Tile processors are multicore or manycore chips that contain one-dimensional, or more commonly, two-dimensional arrays of identical tiles. Each tile… Expand
Wikipedia

Related topics

Related topics

3 relations

Broader (1)

Central processing unit
Multi-core processorTILEPro64

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Barrel time-of-flight detector for the PANDA experiment at FAIR
Abstract The barrel time-of-flight detector for the PANDA experiment at FAIR is foreseen as a Scintillator Tile (SciTil… Expand
  • figure 3
  • figure 14
  • figure 6
Is this relevant?
2015
2015
Homeotoxal and Homeohedral Tiling Using Pasting Scheme
The art of tiling has been in practice from the beginning of human civilization. Intricate tiling patterns were used to decorate… Expand
  • figure 3.1
  • figure 4.1
  • figure 5.1
Is this relevant?
2012
2012
Structural and electrical characterisation of polynleric electrolytes : PV ANH 4 SCN systenl
T he structur:Ji and ion transport studi es on PV A ,: N H-ISCN sol id polymer electro lytes (SPEs) w i th the aim or cieve l ()p… Expand
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
2011
2011
Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor
This paper describes our experience with profiling and optimizing physical locality for the distributed shared cache (DSC) in… Expand
  • figure 1
  • figure 3
  • figure 4
  • table 1
  • table 2
Is this relevant?
2009
2009
Tile Percolation: An OpenMP Tile Aware Parallelization Technique for the Cyclops-64 Multicore Processor
Programming a multicore processor is difficult. It is even more difficult if the processor has software-managed memory hierarchy… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2007
Highly Cited
2007
On-Chip Interconnection Architecture of the Tile Processor
IMesh, the tile processor architecture's on-chip interconnection network, connects the multicore processor's tiles with five 2D… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2004
2004
Energy-Efficiency of the MONTIUM Reconfigurable Tile Processor
Primary requirements of wireless multimedia handheld computers are high-performance, flexibility, energy-efficiency and low costs… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • table 5
Is this relevant?
2002
2002
The detector control system of the ATLAS experiment at CERN : An application to the calibration of the modules of the tile hadron calorimeter
Esta Tesis ha sido realizada en el marco del proyecto "Detector Control System" del experimento ATLAS en el CERN (Centro Europeo… Expand
Is this relevant?
2000
2000
Creating a Universal Networking Language Module within an Advanced NLP System
A multifunctional NLP environment, ETAP-3, is presented. The environment has several NLP applications, including a machine… Expand
  • figure 2
Is this relevant?
2000
2000
A revised correlation of the seismic stratigraphy at the cape roberts drill sites with the seismic stratigraphy of the Victoria Land Basin, Antarctica
Newly available multichannel seismic profiles are used to correlate the previously defined seismic stratigraphy of the Victoria… Expand
  • table I
  • figure 1
  • figure 2
  • figure 4
Is this relevant?
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE