Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Tile processor

Tile processors are multicore or manycore chips that contain one-dimensional, or more commonly, two-dimensional arrays of identical tiles. Each tile… Expand
Wikipedia

Related topics

Related topics

3 relations

Broader (1)

Central processing unit
Multi-core processorTILEPro64

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2014
Highly Cited
2014
Fort-NoCs: Mitigating the threat of a compromised NoC
In this paper, we uncover a novel and imminent threat to an emerging computing paradigm: MPSoCs built with 3rd party IP NoCs. We… Expand
  • figure 1
  • figure 3
  • table 2
  • table 1
  • figure 5
2013
2013
Runtime Contention and Bandwidth-Aware Adaptive Routing Selection Strategies for Networks-on-Chip
This paper presents adaptive routing selection strategies suitable for network-on-chip (NoC). The main prototype presented in… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2012
2012
Structural and electrical characterisation of polynleric electrolytes : PV ANH 4 SCN systenl
T he structur:Ji and ion transport studi es on PV A ,: N H-ISCN sol id polymer electro lytes (SPEs) w i th the aim or cieve l ()p… Expand
  • figure 2
  • figure 4
  • figure 5
2011
2011
Experience with Improving Distributed Shared Cache Performance on Tilera's Tile Processor
This paper describes our experience with profiling and optimizing physical locality for the distributed shared cache (DSC) in… Expand
  • figure 1
  • figure 3
  • figure 4
  • table 1
  • table 2
2009
2009
First results of the engineering prototype of the CALICE tile hadron calorimeter
  • P. Gottlicher
  • IEEE Nuclear Science Symposium Conference Record…
  • 2009
    • Corpus ID: 22595984
A new prototype of a tile hadron calorimeter (HCAL) for the International Linear Collider (ILC) detector is currently developed… Expand
  • figure 1
  • figure 4
  • figure 2
  • figure 3
  • figure 5
Highly Cited
2007
Highly Cited
2007
On-Chip Interconnection Architecture of the Tile Processor
IMesh, the tile processor architecture's on-chip interconnection network, connects the multicore processor's tiles with five 2D… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2004
2004
Energy-Efficiency of the MONTIUM Reconfigurable Tile Processor
Primary requirements of wireless multimedia handheld computers are high-performance, flexibility, energy-efficiency and low costs… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • table 5
1996
1996
Morphological Analyzer as Syntactic Parser
We describe how a simple parser can be built on the basis of morphology and a morphological analyzer. Our initial conditions have… Expand
1986
1986
Multi‐TeV muon colliders
The possibility that muons may be used in a future generation of high‐energy high‐luminosity μ+ μ− and μ‐p colliders is presented… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
1978
1978
Travel of microorganisms from a septic tile
An investigation was carried out to monitor the horizontal travel of indicator microorganism from the end of a septic tile in the… Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE