Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 234,990,864 papers from all fields of science
Search
Sign In
Create Free Account
TigerSHARC
Known as:
Analog Devices TigerSHARC
TigerSHARC refers to a family of microprocessors currently manufactured by Analog Devices Inc (ADI).
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
3 relations
Blackfin
Microprocessor
Super Harvard Architecture Single-Chip Computer
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2009
2009
Using Genetic Programming for Source-Level Data Assignment to Dual Memory Banks
A. Murray
,
B. Franke
2009
Corpus ID: 15483314
. Due to their streaming nature, memory bandwidth is critical for most digital signal processing applications. To accommodate…
Expand
2009
2009
Application of TigerSHARC 201 in the sonar signal processing system
L. Qi
2009
Corpus ID: 111743621
This paper presents the main features of TigerSHARC201,which is the latest embedded processor from ADI,and the design scheme of…
Expand
2005
2005
Optical ray tracing using parallel processors
C. B. Cameron
,
Rosa Nivea Rodriguez
,
N. Padgett
,
E. Waluschka
,
S. Kizhner
IEEE Transactions on Instrumentation and…
2005
Corpus ID: 6122006
One of the instruments on the sun-synchronous Terra (EOS AM) and Aqua (EOS PM) spacecraft, the Moderate Resolution…
Expand
2004
2004
SDRAM Selection Guidelines and Configuration for ADI Processors
Maikel Kokaly-Bannourah
2004
Corpus ID: 208932543
Copyright 2004, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or…
Expand
2004
2004
ADSP-TS20x TigerSHARC® Processor Boot Loader Kernels Operation
B. Lerner
2004
Corpus ID: 62459503
The loader kernel is a self-modifying program that is transferred into the processor’s internal memory. The ADSP-TS20x family of…
Expand
2002
2002
Rethinking Base Station , Baseband Processing for Wireless
2002
Corpus ID: 2726025
The currently deployed wireless infrastructure supports the second generation of mobile communications comprised of many…
Expand
2002
2002
Code Optimization Techniques of Data-Intensive Tasks onto Statically Scheduled Architectures: Optimal Performance on the TigerSharc
Norbert A. Pilz
,
K. Adamson
Workshop on Applied Parallel Computin
2002
Corpus ID: 28892209
This paper considers code optimization using the novel TS1xx processor from Analog Devices. Very large instruction word…
Expand
2002
2002
A Distributed Approach for Intelligent Reconfiguration of Wireless Mobile Networks
K. Madani
,
T. Karran
,
+11 authors
M. Forster
2002
Corpus ID: 18793774
The paper describes development of a generic architecture for the intelligent reconfiguration of the wireless mobile networks…
Expand
2002
2002
BPDL – Machine Description Language For Clustered VLIW Processors
A. Abbas
,
S. Khan
2002
Corpus ID: 2869025
Recent families of Digital Signal Processors show a VLIW-like architecture. These processors comprise of multiple execution units…
Expand
2001
2001
A High-Performance Network Service for Parallel Computing on Distributed DSP Systems
J. Kohout
,
A. George
2001
Corpus ID: 9629996
Rapid increases in the complexity of algorithms for real-time signal processing applications have led to performance requirements…
Expand