Skip to search formSkip to main contentSkip to account menu

SuperH

Known as: Renesas SH-4A, Renesas SH-3, Renesas SH-4 
SuperH (or SH) is a 32-bit reduced instruction set computing (RISC) instruction set architecture (ISA) developed by Hitachi and currently produced by… 
Wikipedia (opens in a new tab)

Related topics

Related topics

50 relations
32-bitARM architectureBSDCP System III

Broader (1)

Open-source hardware

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Improved lipid and biomass productivities in Chlorella vulgaris by differing the inoculation medium from the production medium
Improvement of biomass and lipid productivities is now one of the main concerns in commercialization of microalgae cultivation as… 
Highly Cited
2015
Highly Cited
2015
Tensor Canonical Correlation Analysis for Multi-View Dimension Reduction
Canonical correlation analysis (CCA) has proven an effective tool for two-view dimension reduction due to its profound… 
2010
2010
Rational Expectations and the Puzzling No-Effect of the Minimum Wage
  • Sara Pinoli
  • SSRN Electronic Journal
  • 2010
  • Corpus ID: 55141630
This paper argues that expectations are an important element that needs to be included into the analysis of the effects of the… 
Highly Cited
2008
Highly Cited
2008
The evolving story of rice evolution
2008
2008
Stacking technology based on 8-inch wafers using direct connection between TSV and micro-bump
We have developed a unique TSV structure and evaluated the connectivity between TSV and micro-bump. The connection resistances… 
2008
2008
Parallelization with Automatic Parallelizing Compiler Generating Consumer Electronics Multicore API
Multicore processors have been adopted for consumer electronics like portable electronics, mobile phones, car navigation systems… 
2006
2006
Characterizing the Effects of Routine Overweight Truck Traffic on SH4/48
The 75th and 76th Texas Legislatures passed bills allowing trucks with gross vehicle weights (GVWs) of up to 125,000 lb to… 
1998
1998
Design methodology of a 200MHz superscalar microprocessor: SH-4
A new design methodology focusing on high speed operation and short design time is described for the SH-4 200MHz superscalar… 
1995
1995
On the Completeness of some subsystems of q-deformed coherent states
The von Neumann type subsystems of $q$-deformed coherent states are considered. The completeness of such subsystems is proved. 
Highly Cited
1984
Highly Cited
1984
Distance transformations in arbitrary dimensions
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)