Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 218,218,480 papers from all fields of science
Search
Sign In
Create Free Account
Speedcoding
Known as:
Speed Coding
, Speedcode
Speedcoding or Speedcode was the first high order or high-level language created for an IBM computer. The language was developed by John Backus in…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
20 relations
ALGOL 58
Assembly language
BASIC
Fortran
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Silicon-Based Integrated Tunable Fractional Order Photonic Temporal Differentiators
Weilin Liu
,
Weifeng Zhang
,
J. Yao
Journal of Lightwave Technology
2017
Corpus ID: 37312113
Two integrated fractional-order photonic temporal differentiators based on two Mach–Zehnder interferometer (MZI) structures…
Expand
2013
2013
Rapid and parallel image compression system with ultra-low delay for unmanned aerial vehicles
李其虎 Li Qi-hu
,
文运丰 Wen Yun-feng
,
贾瑞才 Jia Rui-cai
,
肖嵩 Xiao Song
2013
Corpus ID: 61363502
A hardware parallel image compression system was designed according to the special requirements of unmanned aerial vehicles(UAVs…
Expand
2012
2012
Equilibrium in erasure coding for ALOHA MAC protocols
M. L. Boucenna
,
M. Benslama
International Conference on Telecommunications…
2012
Corpus ID: 14447481
In this paper we use game theory to analyze Slotted ALOHA when integrating erasure coding, from the perspective of a selfish user…
Expand
2009
2009
Demultiplexer design for multi-edge type LDPC coded modulation
J. Lei
,
Wen Gao
,
P. Spasojevic
,
R. Yates
IEEE International Symposium on Information…
2009
Corpus ID: 18536562
Generally, the capacity-achieving signaling design for a specific channel should consider the joint optimization of channel…
Expand
2001
2001
High-speed algorithms for RSA cryptograms
Y. Fuwa
2001
Corpus ID: 14169383
In this article, we propose a new high-speed processing method for encoding and decoding the RSA cryptogram that is a kind of…
Expand
1999
1999
High-speed implementation of JBIG arithmetic coder
Masaya Tarui
,
M. Oshita
,
T. Onoye
,
Isao Shirakawa
Proceedings of IEEE. IEEE Region 10 Conference…
1999
Corpus ID: 60533536
A high-speed architecture of the JBIG arithmetic coder is devised, which is dedicated to digital copying systems. Since the JBIG…
Expand
1994
1994
Architectural design of a bi-level image high speed codec
H. Horie
,
T. Ozaki
,
H. Shirai
,
Y. Iizuka
IEEE Trans. Circuits Syst. Video Technol.
1994
Corpus ID: 11467858
This paper describes a very high speed coding and decoding processor, ImPC (image pipeline codec), which can be applied to an…
Expand
1983
1983
IBM Speedcoding System (from IBM Manual)
Ngmpy Div Ngdiv Sqrt Sine Artan Exp LN Wrtpj Wrtpk Wrtpl Rfdrq
Annals of the History of Computing
1983
Corpus ID: 40274630
SPEEDCODE (also called SpeedCo I and Speedcoding) was a three-address system that provided for floating point calculations.
1981
1981
The History of Language Processor Technology in IBM
F. Allen
IBM Journal of Research and Development
1981
Corpus ID: 14149353
The history of language processor technology in IBM is described in this paper. Most of the paper is devoted to compiler…
Expand
1954
1954
The IBM 701 Speedcoding System
J. Backus
JACM
1954
Corpus ID: 26492795
The IBM 701 Speedcoding System is a set of instructions which causes the 701 to behave like a three-address floating point…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE