Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Signoff (electronic design automation)

Known as: Signoff (EDA) 
In the automated design of integrated circuits, signoff (also written as sign-off) checks is the collective name given to a series of verification… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Ensuring correct operation of design despite rising levels of design complexity has been a major focus of research and… Expand
  • figure 2
  • figure 4
  • figure 5
  • figure 6
  • figure 8
Is this relevant?
2017
2017
Modern technologies provide wide and thick metal layers that must be wisely used to reduce the delay of critical interconnections… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • table I
Is this relevant?
2014
2014
Transistor aging due to bias temperature instability (BTI) is a major reliability concern in sub-32 nm technology. To compensate… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2014
2014
To ensure functional correctness, conventional chip implementation methodology signs off the SOC design at extreme process… Expand
  • table I
  • figure 1
  • figure 2
  • figure 4
  • figure 5
Is this relevant?
2013
2013
Transistor aging due to bias temperature instability (BTI) is a major reliability concern in sub-32nm technology. Aging decreases… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
Is this relevant?
2013
2013
Incremental static timing analysis (iSTA) is the backbone of iterative sizing and Vt-swapping heuristics for post-layout timing… Expand
  • figure 1
  • figure 2
  • figure 4
  • table I
  • figure 3
Is this relevant?
2013
2013
In modern SOC implementations, multi-mode design is commonly used to achieve better circuit performance and power across voltage… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 5
  • figure 4
Is this relevant?
2011
2011
This column examines the challenges inherent in the signoff stage of the design cycle just prior to fabrication. Modeling trends… Expand
Is this relevant?
2008
2008
Clock tree analysis and signoff is a key step in the design of any high performance chip. Though simple and intutive metrics like… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 7
Is this relevant?
2006
2006
Leading edge technology advancements have posed big challenges for the digital design flow. Designing multi-million gate ICs at… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?