Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 218,182,829 papers from all fields of science
Search
Sign In
Create Free Account
Routing (electronic design automation)
Known as:
Routing (EDA)
, Routing (disambiguation)
, Wire routing
In electronic design, wire routing, commonly called simply routing, is a step in the design of printed circuit boards (PCBs) and integrated circuits…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
19 relations
Antenna effect
Boolean satisfiability problem
Breadth-first search
Channel router
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Embedding Agents in Business Processes Using Enterprise Integration Patterns
Stephen Cranefield
,
Surangika Ranathunga
EMAS@AAMAS
2013
Corpus ID: 11549068
This paper addresses the integration of agents with external resources and services in enterprise computing environments. We…
Expand
2012
2012
Linear CMOS image sensor with time-delay integration and interlaced super-resolution pixel
Jui-Hsin Chang
,
Kuo-Wei Cheng
,
C. Hsieh
,
Wen-Hsu Chang
,
H. Tsai
,
Chin-Fong Chiu
Italian National Conference on Sensors
2012
Corpus ID: 39797277
This paper presents a high frame rate linear scan CMOS image sensor (CIS) with time-delay integration (TDI) technique and…
Expand
2012
2012
Standard cell routing via Boolean satisfiability
N. Ryzhenko
,
S. Burns
DAC Design Automation Conference
2012
Corpus ID: 6605850
We propose a flow for routing nets within a standard cell that 1) generates candidate routes for point-to-point segments; 2…
Expand
Highly Cited
2006
Highly Cited
2006
U-Access: a web-based system for routing pedestrians of differing abilities
A. Sobek
,
H. Miller
Journal of Geographical Systems
2006
Corpus ID: 29771770
For most people, traveling through urban and built environments is straightforward. However, for people with physical…
Expand
Highly Cited
2005
Highly Cited
2005
An embedding debugging architecture for SOCs
R. Leatherman
,
N. Stollon
IEEE potentials
2005
Corpus ID: 7961151
Multiple cores embedded debugging architecture for system on chip design (SOC) is presented. It presents an asymmetrical…
Expand
Highly Cited
2005
Highly Cited
2005
Three-dimensional place and route for FPGAs
Cristinel Ababei
,
Hushrav Mogal
,
K. Bazargan
Proceedings of the ASP-DAC . Asia and South…
2005
Corpus ID: 1869960
We present timing-driven partitioning and simulated annealing based placement algorithms together with a detailed routing tool…
Expand
Highly Cited
1988
Highly Cited
1988
Memory-reference characteristics of multiprocessor applications under MACH
A. Agarwal
,
Anoop Gupta
Measurement and Modeling of Computer Systems
1988
Corpus ID: 3141410
Shared-memory multiprocessors have received wide attention in recent times as a means of achieving high-performance cost…
Expand
Highly Cited
1985
Highly Cited
1985
Artificial Intelligence Approach to VLSI Routing
R. Joobbani
1985
Corpus ID: 54146179
1. Introduction.- 1.1. Motivation.- 1.2. Outline.- 2. Detailed Routing.- 2.1. Problem Statement.- 2.2. Important Factors in…
Expand
Highly Cited
1983
Highly Cited
1983
Hierarchical Wire Routing
M. Burstein
,
R. Pelavin
IEEE Transactions on Computer-Aided Design of…
1983
Corpus ID: 14226238
We propose a new approach to automatic wire routing of VLSI chips which is applicable to interconnection problem in uniform…
Expand
1980
1980
A polynomial time algorithm for optimal routing around a rectangle
A. LaPaugh
21st Annual Symposium on Foundations of Computer…
1980
Corpus ID: 206558616
In this paper we present an algorithm for a special case of wire routing. Given a rectangular circuit component on a planar…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE