Skip to search formSkip to main contentSkip to account menu

Register renaming

Known as: Issue queue, Remap file 
In computer architecture, register renaming is a technique that eliminates the false data dependencies arising from the reuse of architectural… 
Wikipedia (opens in a new tab)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2010
2010
In this paper, we present the design and implementation of a BRAM-based multiported register file with arbitrary number of read… 
2006
2006
Static single assignment form (SSA) is a popular program intermediate representation (IR) for static analysis. SSA programs… 
Highly Cited
2003
Highly Cited
2003
The performance and power optimization of dynamic superscalar microprocessors requires striking a careful balance between… 
Highly Cited
2001
Highly Cited
2001
Techniques such as DPA and SPA can be used to find the secret keys stored in smart-cards. These techniques have caused concern… 
Highly Cited
2001
Highly Cited
2001
Increasing power dissipation has become a major constraint for future performance gains in the design of microproces sors In this… 
Highly Cited
2001
Highly Cited
2001
The "one-size-fits-all" philosophy used for permanently allocating datapath resources in today's superscalar CPUs to maximize… 
Highly Cited
2001
Highly Cited
2001
In recent years, reducing power has become an important design goal for high-performance microprocessors. This work attempts to… 
2000
2000
To improve the performance of superscalar microprocessors, developers are continually deepening pipelines, increasing the… 
1999
1999
Register renaming is often used to improve performance in many high-ILP processors. However there is a lack of publications… 
Highly Cited
1996
Highly Cited
1996
We have investigated the register file requirements of dynamically scheduled processors using register renaming and dispatch…