FAQ

Redundant array of independent memory

Known as: RAIM 
A redundant array of independent memory (RAIM) is a design feature found in certain computers' main random access memory. RAIM utilizes additional… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

2001-2017
01220012017

Related topics

Related topics

7 relations
ChipkillComputerData stripingECC memory
(More)

Broader (2)

Computer memoryError detection and correction

Related mentions per year

Related mentions per year

1936-2018
19401960198020002020
Redundant array of independent memory
Computer
Error detection and correction
Data striping
RAID
Computer memory

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
IBM z14â„¢: 14nm microprocessor for the next-generation mainframe
The IBM Z microprocessor in the z14 system has been redesigned to improve performance, system capacity, and security [1] over the… (More)
  • figure 2.2
  • figure 2.2
  • figure 2.2
Is this relevant?
2017
2017
Redundant memory array architecture for efficient selective protection
Memory hardware errors may result from transient particle-induced faults as well as device defects due to aging. These errors are… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
2016
2016
A solid state drive architecture with memory card modules
Solid State Drive (SSD) for the consumer market may not require extreme high performance, but it does want high density at a low… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2015
2015
Efficient Selective Multi-channel Memory Protection
Dynamic Random Access Memory (DRAM) is used as the main form of storage in main memory. DRAM is susceptible to cosmic radiation… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • table 1
Is this relevant?
2012
2012
IBM zEnterprise redundant array of independent memory subsystem
array of independent memory subsystem P. J. Meaney L. A. Lastras-Montaño V. K. Papazova E. Stephens J. S. Johnson L. C. Alves J… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
2012
2012
Server-class DDR3 SDRAM memory buffer chip
memory buffer chip G. A. Van Huben K. D. Lamb R. B. Tremaine B. E. Aleman S. M. Rubow S. H. Rider W. E. Maule M. E. Wazlowski IBM… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
Review
2001
Review
2001
Recovery of Memory and Process in DSM Systems : HA Issue # 1
multiprocessor, shared memory, high availability In this report, we discuss the recovery of memory and processes on the platform… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?