Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 235,123,554 papers from all fields of science
Search
Sign In
Create Free Account
RAM parity
Known as:
Memory parity
, Logic parity RAM
, Extended Error Correction
Expand
RAM parity checking is the storing of a redundant parity bit representing the parity (odd or even) of a small amount of computer data (typically one…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
14 relations
BIOS
Byte
Computer
Computer data storage
Expand
Broader (1)
Computer memory
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
ANDROID APPLICATION MEMORY LEAKAGE DETECTION APPROACH
Dhanesh Kumar
,
Sachin Saxena
2017
Corpus ID: 162179457
Android applications run on mobile devices that have limited memory resources. Although Android has its own memory manager with…
Expand
2017
2017
Software based memory correction for a miniature satellite in low-Earth orbit
John C. Wikman
,
J. Sjöblom
2017
Corpus ID: 43293507
The harsh radiation environment of space is known to cause bit flips in computer memory. The conventional way to combat this is…
Expand
2016
2016
Error performance of LDPC decoder using bit flip algorithm
Ashwini Wanjari
,
Sandeep Kakde
,
Atish Khobragade
International Conference on Cryptography…
2016
Corpus ID: 8634791
Low density parity check codes nowadays use in modern system due to their excellent performance. There are different message…
Expand
2015
2015
A data recovery method when ecc nand flash memory error correction can not occur
符方晓
2015
Corpus ID: 145879527
The present invention discloses a MLC / TLC data is uncorrectable ECC error / QLC Nand Flash appears recovery method. Example…
Expand
2014
2014
Apparatus for the tolerant cache controller and method thereof
한진호
,
권영수
2014
Corpus ID: 196148750
The cache control apparatus and method of operation having a fail-safe function is provided. Cache control unit having a fail…
Expand
2013
2013
In-memory computing of Akers logic array
Eitan Yaakobi
,
Anxiao Jiang
,
Jehoshua Bruck
IEEE International Symposium on Information…
2013
Corpus ID: 490782
This work studies memories with the goal of exploring the concept of in-memory computing. Our point of departure is the 1972…
Expand
2013
2013
A method of memory error correction Dram
亚历山大
2013
Corpus ID: 108382058
The present invention provides a memory ECC error correction method solves the encoding process due to the presence of the data…
Expand
2013
2013
Empirical Model using Expert System Techniques in Hardware Failure of a System during Backup of Data
A. Ghamdi
,
Safiullah Hussaini
,
A. Jilani
2013
Corpus ID: 212521172
,
1991
1991
Concurrent Error Detection using Signature Monitoring and Encryption
Kent D. Wilken
,
John Paul Shen
1991
Corpus ID: 59638592
This paper presents an efficient approach to concurrent detection of program execution errors that combines signature monitoring…
Expand
1990
1990
On the modeling of workload dependent memory faults
J. Dunkel
[] Digest of Papers. Fault-Tolerant Computing…
1990
Corpus ID: 8398300
A modeling approach to investigating the interdependencies between memory faults and system performance is presented. Describing…
Expand