Skip to search formSkip to main contentSkip to account menu

Quad data rate

Known as: QDR, Quad-pumped, Quadruple data rate 
Quad data rate (QDR, or quad pumping) is a communication signaling technique wherein data are transmitted at four points in the clock cycle: on the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

7 relations
Central processing unitClock rateDouble data rateList of Intel chipsets

Broader (1)

Digital electronics

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2018
2018
High speed multi-channel data acquisition technique for efficient hardware utilization using quad data rate approach
Data acquisition is the most demanding application for the acquisition and monitoring of various sensor signals. The data… 
2015
2015
JURECA: Jülich Research on Exascale Cluster Architectures
Spring 2015 • Vol. 13 No. 1 • inSiDE According to its dual architecture strategy, Forschungszentrum Jülich is offering access to… 
2015
2015
Throughput studies on an InfiniBand interconnect via all-to-all communications
Distributed-memory clusters are the most important type of parallel computer today, and they dominate the TOP500 list. The… 
2013
2013
ESTIMATION OF NOISE FIGURE USING GFF WITH HYBRID QUAD PUMPING
This Paper describes the models and simulation of EDFA(Erbium Doped Fiber Amplifier) with optimized Gain and that has been… 
2013
2013
An Implementation of Binomial Method of Option Pricing using Parallel Computing
The Binomial method of option pricing is based on iterating over discounted option payoffs in a recursive fashion to calculate… 
2012
2012
The Graph 500 Benchmark on a Medium-Size Distributed-Memory Cluster with High-Performance Interconnect
While traditional performance benchmarks for high-performance computers measure the speed of arithmetic operations, memory access… 
2001
2001
A redundant multi-valued logic for 10 Gb/s CMOS demultiplexer IC
A redundant multi-valued logic is used in >Gb/s communication lC applications. Using this logic, a quadruple data rate… 
2000
2000
A 500 Mb/s/pin quadruple data rate SDRAM interface using a skew cancellation technique
The operating speed of microprocessors has become faster than 500 MHz, while memory access speed has not been improved… 
2000
2000
A 500-Mb/s quadruple data rate SDRAM interface using a skew cancellation technique
The operating speed of microprocessors has become faster than 500 MHz, while memory access speed has not been improved… 
2000
2000
Method of drive word line and bit line for read and write in quad data rate synchronous sram and circuit of thereof
PURPOSE: A method and a circuit for driving a bit line and a word line for read/write of quad data rate are provided to enable… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)