Priority encoder

A priority encoder is a circuit or algorithm that compresses multiple binary inputs into a smaller number of outputs. The output of a priority… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Reversible logic gate has gained importance in recent times due to its low power dissipation and less information loss. QCA on… (More)
  • figure 2
  • table I
  • figure 1
  • figure 4
  • figure 6
Is this relevant?
2017
2017
A high-performance and energy-efficient 256-bit CMOS priority encoder is presented and realized on transistor level using 32 nm… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 6
  • figure 5
Is this relevant?
2011
2011
The CEO problem of estimating a single binary data source using multiple observations is considered. A closed form equation for… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 6
Is this relevant?
2010
2010
In this paper, we present an enhanced priority encoder, called full parallel priority encoder (FPPE) that can be used in the… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
2007
Highly Cited
2007
We consider the design of efficient rate-compatible (RC) irregular repeat accumulate (IRA) codes over a wide code rate range. The… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
2006
2006
A novel high-performance priority encoder design using standard CMOS library cell is proposed. The new encoder design… (More)
  • table II
  • figure 1
  • figure 3
  • table IV
  • table III
Is this relevant?
2005
2005
In some video applications such as video surveillance, a simple encoder is preferred with the computationally intensive tasks… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
2005
2005
  • Jin-Fu Li
  • IEEE International Conference on Test, .
  • 2005
Content addressable memory (CAM) is one key component in many digital systems. Although the CAM cell usually is implemented with… (More)
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • figure 4
Is this relevant?
2004
2004
A power-optimized 8-bit priority encoder cell that simplifies the conventional circuit from 102 to 62 transistors is presented. A… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
1998
Highly Cited
1998
1 Code-Spread CDMA using Maximum Free Distance Low-Rate Convolutional Codes P al Frenger, P al Orten, and Tony Ottosson Abstract… (More)
Is this relevant?