Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Overflow flag

In computer processors, the overflow flag (sometimes called V flag) is usually a single bit in a system status register used to indicate when an… Expand
Wikipedia

Related topics

Related topics

21 relations
Adjust flagAtmel AVR instruction setCarry flagExclusive or
Expand

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Dry granular flow interaction with dual-barrier systems
Multiple barriers are commonly installed along predicted geophysical flow paths to intercept large flow volumes. The main… Expand
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • table 2
2016
2016
Enhancing DE-based data hiding method by controlling the expansion
Communication by transferring data using computer networks have an important role nowadays. There are many activities which… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
2012
2012
A new reversible watermarking scheme based on Integer DCT for medical images
Reversible watermarking algorithms make it possible that the original image can be totally restored after the watermark was… Expand
  • figure 2
  • figure 1
  • figure 3
  • figure 4
2010
2010
Incremental Compositional Dynamic Test Generation
Dynamic test generation consists of running a program while simultaneously executing the program symbolically in order to gather… Expand
  • figure 1
  • figure 3
  • figure 2
  • table 1
  • table 2
2007
2007
Error bounds on complex floating-point multiplication
Given floating-point arithmetic with $t$-digit base-$\beta$ significands in which all arithmetic operations are performed as if… Expand
2005
2005
Formalization of Fixed-Point Arithmetic in HOL
This paper addresses the formalization in higher-order logic of fixed-point arithmetic. We encoded the fixed-point number system… Expand
  • figure 1
  • table 1
  • figure 2
  • table 2
  • figure 3
2002
2002
Formalization of Cadence SPW Fixed-Point Arithmetic in HOL
This paper addresses the formalization in higher-order logic of fixed-point arithmetic based on the SPW (Signal Processing… Expand
1999
1999
The µ-TBL System: Logic Programming Tools for Transformation-Based Learning
The #u-TBL system represents an attempt to use the search and database capabilities of the Prolog programming language to… Expand
  • table 2
  • table 1
  • table 3
  • table 4
  • table 5
1998
1998
Verification of Floating-Point Adders
In this paper, we present a “black box” version of verification of FP adders. In our approach, FP adders are verified by an… Expand
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
1991
1991
A Classification of Flag-transitive Classical c.C2-geometries by Means of Generators and Relations
A readable and uniform proof of the classification of the flag-transitive classical c.C2-geometries with s ? 3 is provided, by… Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy, Terms of Service, and Dataset License
ACCEPT & CONTINUE