Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 210,148,155 papers from all fields of science
Search
Sign In
Create Free Account
Overflow flag
In computer processors, the overflow flag (sometimes called V flag) is usually a single bit in a system status register used to indicate when an…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
21 relations
Adjust flag
Atmel AVR instruction set
Carry flag
Exclusive or
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Dry granular flow interaction with dual-barrier systems
C. Ng
,
C. Choi
,
R. Koo
,
G. R. Goodwin
,
D. Song
,
J. Kwan
2017
Corpus ID: 3507214
Multiple barriers are commonly installed along predicted geophysical flow paths to intercept large flow volumes. The main…
Expand
2016
2016
Enhancing DE-based data hiding method by controlling the expansion
Dwi S. Angreni
,
T. Ahmad
4th International Conference on Cyber and IT…
2016
Corpus ID: 1896883
Communication by transferring data using computer networks have an important role nowadays. There are many activities which…
Expand
2012
2012
A new reversible watermarking scheme based on Integer DCT for medical images
Lin Gao
,
Tiegang Gao
,
Guorui Sheng
,
Yanjun Cao
,
Li Fan
International Conference on Wavelet Analysis and…
2012
Corpus ID: 22344480
Reversible watermarking algorithms make it possible that the original image can be totally restored after the watermark was…
Expand
2010
2010
Incremental Compositional Dynamic Test Generation
Patrice Godefroid
,
Shuvendu K. Lahiri
,
Cindy Rubio-González
2010
Corpus ID: 11222049
Dynamic test generation consists of running a program while simultaneously executing the program symbolically in order to gather…
Expand
2007
2007
Error bounds on complex floating-point multiplication
R. Brent
,
Colin Percival
,
P. Zimmermann
Mathematics of Computation
2007
Corpus ID: 1054524
Given floating-point arithmetic with $t$-digit base-$\beta$ significands in which all arithmetic operations are performed as if…
Expand
2005
2005
Formalization of Fixed-Point Arithmetic in HOL
Behzad Akbarpour
,
S. Tahar
,
A. Dekdouk
Formal Methods Syst. Des.
2005
Corpus ID: 1732908
This paper addresses the formalization in higher-order logic of fixed-point arithmetic. We encoded the fixed-point number system…
Expand
2002
2002
Formalization of Cadence SPW Fixed-Point Arithmetic in HOL
Behzad Akbarpour
,
A. Dekdouk
,
S. Tahar
International Conference on Integrated Formal…
2002
Corpus ID: 35851492
This paper addresses the formalization in higher-order logic of fixed-point arithmetic based on the SPW (Signal Processing…
Expand
1999
1999
The u-TBL System: Logic Programming Tools for Transformation-Based Learning
T. Lager
Conference on Computational Natural Language…
1999
Corpus ID: 8829260
The #u-TBL system represents an attempt to use the search and database capabilities of the Prolog programming language to…
Expand
1998
1998
Verification of Floating-Point Adders
Yirng-An Chen
,
R. Bryant
International Conference on Computer Aided…
1998
Corpus ID: 1321355
In this paper, we present a “black box” version of verification of FP adders. In our approach, FP adders are verified by an…
Expand
1991
1991
A Classification of Flag-transitive Classical c.C2-geometries by Means of Generators and Relations
Satoshi Yoshiara
European journal of combinatorics (Print)
1991
Corpus ID: 1752376
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE