Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 229,864,979 papers from all fields of science
Search
Sign In
Create Free Account
Nullator
In electronics, a nullator is a theoretical linear, time-invariant one-port defined as having zero current and voltage across its terminals…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
6 relations
Broader (2)
Control theory
Signal processing
Electrical element
Norator
Nullor
Operational amplifier
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2011
2011
Binary Genetic Encoding for the Synthesis of Mixed-Mode Circuit Topologies
M. Duarte-Villaseñor
,
E. Tlelo-Cuautle
,
L. G. de la Fraga
Circuits, systems, and signal processing
2011
Corpus ID: 253643041
A binary genetic encoding (BGE) representation for the automatic synthesis of mixed-mode circuit topologies, is introduced. First…
Expand
2010
2010
Synthesis of Controlled Sources by Admittance Matrix Expansion
A. Soliman
J. Circuits Syst. Comput.
2010
Corpus ID: 26318634
The admittance matrix expansion method based on using nullors and pathological mirror elements is used to provide a systematic…
Expand
2008
2008
Local biasing and the use of nullator-norator pairs in analog circuits designs
R. Hashemian
Midwest Symposium on Circuits and Systems
2008
Corpus ID: 23455134
Although local biasing of components used in an analog circuit is shown to be a very attractive design methodology, significantly…
Expand
2007
2007
Designing VFs by applying genetic algorithms from nullator-based descriptions
E. Tlelo-Cuautle
,
M. Duarte-Villaseñor
,
+4 authors
G. R. Salgado
European Conference on Circuit Theory and Design
2007
Corpus ID: 18330413
An automatic method is proposed to design CMOS compatible voltage followers (VFs) by applying genetic algorithms. It is described…
Expand
2006
2006
Analytic approach to nullor transformations for FET circuit synthesis. Part II. Nullator-norator re-pairing and cloning
D. Haigh
IEEE International Symposium on Circuits and…
2006
Corpus ID: 24115208
It is known that nullator-norator (or nullor) transformations may be used to synthesise ideal FET circuits. In order to make the…
Expand
2006
2006
On the Use of Nullator Transformation in Oscillator Circuits
C. Fongsamut
,
K. Anuntahirunrat
,
W. Surakampontorn
,
N. Fujii
IEEE Region 10 Conference
2006
Corpus ID: 37138254
A transformation of two nullators for generating a class of current-conveyor-based oscillator circuit that uses two second…
Expand
2006
2006
Analytic approach to nullor transformations for FET circuit synthesis. Part I. Nullator-norator tree transformations
D. Haigh
IEEE International Symposium on Circuits and…
2006
Corpus ID: 19299261
A technique for synthesis of all-transistor circuits is to use nullors to represent transistors and then use nullor…
Expand
2002
2002
A Nullator-Norator-based Analogue Circuit DC-Test Generation Approach
B. Straube
,
W. Vermeiren
,
Fraunhofer-Institut für Integrierte
2002
Corpus ID: 16934678
Abstract1 Introduction For analogue circuits the development of automatic test generation techniques is still a subject…
Expand
1994
1994
Nullator-norator approach for diagnosis and fault prediction in analog circuits
Elisaveta D. Gadzheva
,
Lyudmila H. Raykovska
International Symposium on Circuits and Systems
1994
Corpus ID: 851338
In this paper a diagnostic and fault prediction approach for analog circuits is proposed which is based on the analysis of a…
Expand
1990
1990
Source-sink-node (SSN)-network transformation
A. Dabrowski
,
G. Moschytz
1990
Corpus ID: 1502144
A new network transformation, called the source-sink-node (SSN) network transformation, is presented which transforms an…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE