Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Multi-master bus

Known as: Multi master bus, Multi-master architecture, Multimaster bus 
A multi-master bus is a computer bus in which there are multiple bus master nodes present on the bus.This is used when multiple nodes on the bus must… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2017
2017
Peer-to-peer (P2P) design offers many benefits over a single-master or a multi-master architecture in terms of scalability… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
2017
2017
As contemporary distributed systems reach their scalability limits, their architects search ways to push their boundaries further… Expand
  • figure 1
  • figure 2
  • figure 3
2015
2015
In recent years, the Modular Multilevel Converter (MMC) has gained a lot of interest in industry due to its modularity and… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • figure 3
2014
2014
The particle detectors at the LHC produced about 25 PB data in a year, and the total size of data recorded on tape media at the… Expand
  • figure 1
  • figure 2
  • table 1
  • table 2
  • figure 3
2013
2013
There is an increasing trend towards using switched Ethernet in real-time distributed systems due to features like absence of… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • table I
2013
2013
Cloud computing has already been adopted in a broad range of application domains and has become an established building block in… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
2012
2012
This paper proposes an architectural improvement for the Modbus RTU protocol to integrate equipments in industrial automation… Expand
  • figure 1
  • table I
  • figure 2
  • figure 3
  • figure 4
2009
2009
The Flexible Time-Triggered CAN protocol supports synchronous and asynchronous traffic over a CAN fieldbus. The use of bus and… Expand
  • figure 2
  • figure 3
  • figure 1
  • figure 5
  • figure 6
2006
2006
We propose a new home network protocol for networked home appliances (NHAs). The proposed protocol is designed for a control… Expand
  • table I
  • figure 1
  • figure 2
  • figure 3
  • figure 4
1981
1981
Functional description and a circuit analysis of a Central Instruction Processor based on a CPU Signetics SPC 16/10 is provided… Expand
  • figure I
  • figure 2
  • figure 3
  • figure 5
  • figure 6