Skip to search formSkip to main contentSkip to account menu

Memory ordering

Memory ordering describes the order of accesses to computer memory by a CPU. The term can refer either to the memory ordering generated by the… 
Wikipedia (opens in a new tab)

Related topics

Related topics

25 relations
CPU cacheCompile timeCompilerDekker's algorithm

Broader (3)

Computer architectureComputer memoryConcurrency (computer science)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Weak Memory Models as LLVM-to-LLVM Transformations
Data races are among the most difficult software bugs to discover. They arise from multiple threads accessing the same memory… 
2009
2009
A Storage Algorithm for a Kanerva-like Memory Model
2009
2009
Merced Proceedings of the Annual Meeting of the Cognitive Science Society Title The Inverse List Length Effect : Implications for Exemplar Models of Recognition Memory
A. H. Criss and R. M. Shiffrin (2004) argued against the composite context noise explanation of recognition memory introduced by… 
2008
2008
Memory model effects on application performance for a lightweight multithreaded architecture
In this paper, we evaluate the effects of a partitioned global address space (PGAS) versus aflat, randomized distributed global… 
2007
2007
Memory Ordering in Modern Microprocessors
Summary of Memory Ordering When it comes to how memory ordering works on dif-ferent CPUs, there is good news and bad news.The bad… 
2006
2006
Conditional Memory Ordering
Conventional relaxed memory ordering techniques follow a proactive model: at a synchronization point, a processor makes its own… 
2006
2006
Multiprocessor Memory Model Verification
Summary. Using the system architects’ specified memory ordering as a function of execution, a multiprocessing system can be veri… 
2005
2005
Memory ordering in modern microprocessors, Part I
A medical timer apparatus being suitable for use with both integral and non-integral medication containers, and having a… 
2004
2004
A High-Bandwidth Load-Store Unit for Single- and Multi-Threaded Processors
A store queue (SQ) is a critical component of the load execution machinery. High ILP processors require high load execution… 
1985
1985
A Memory Model : Neural Network Storing and Recalling Information in the Form of Bursts of Nerve Impulses
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)