Skip to search formSkip to main contentSkip to account menu

MOESI protocol

Known as: MOESI 
In computing, MOESI is a full cache coherency protocol that encompasses all of the possible states commonly used in other protocols. In addition to… 
Wikipedia (opens in a new tab)

Related topics

Related topics

9 relations
Bus snoopingCache coherenceDragon protocolMESI protocol

Broader (1)

Cache (computing)

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
CA based protocol processor for heterogeneous CMPs
In this work we propose a design approach for the Protocol Processor (PP) to determine the state of a data block accurately in a… 
2014
2014
Cache vulnerability mitigation using an adaptive cache coherence protocol
This paper proposes an adaptive cache coherence protocol to improve the reliability of caches against soft errors in shared… 
2014
2014
CA Based Scalable Protocol Processor for Chip Multiprocessors
  • M. DaluiB. Sikdar
  • Fifth International Symposium on Electronic…
  • 2014
  • Corpus ID: 25135171
The protocol processor (PP) is a key component of the cache coherence controller (CC) in a Chip Multiprocessors (CMPs) cache… 
2013
2013
Improved-MOESI Cache Coherence Protocol
The cache coherence protocol plays an important role in the performance of distributed and centralized shared-memory… 
2013
2013
Performance Evaluation of the Time Analysable On-Demand Coherent Cache
The usage of caches in multi- and many-core systems for timing critical applications is a challenging issue. Time-predictability… 
2012
2012
Heterogeneous network design for effective support of invalidation-based coherency protocols
Future chip multiprocessors will include tens and hundreds of cores organized in a tile-based design pattern. A built-in on-chip… 
2011
2011
DIRECTORYLESS SHARED MEMORY COHERENCE USING EXECUTION MIGRATION
We introduce the concept of deadlock-free migration-based coherent shared memory to the NUCA family of architectures. Migration… 
2008
2008
A consistency architecture for hierarchical shared caches
Hierarchical Cache Consistency (HCC) is a scalable cache-consistency architecture for chip multiprocessors in which caches are… 
Highly Cited
2007
Highly Cited
2007
PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
In this paper, we introduce PTLsim, a cycle accurate full system x86-64 microprocessor simulator and virtual machine. PTLsim… 
2007
2007
Latencies of Conflicting Writes on Contemporary Multicore Architectures
This paper provides a detailed investigation of latency penalties caused by repeated memory writes to nearby memory cells from… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)