Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 226,035,477 papers from all fields of science
Search
Sign In
Create Free Account
MOESI protocol
Known as:
MOESI
In computing, MOESI is a full cache coherency protocol that encompasses all of the possible states commonly used in other protocols. In addition to…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
9 relations
Bus snooping
Cache coherence
Dragon protocol
MESI protocol
Expand
Broader (1)
Cache (computing)
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2019
2019
Validating Multi-Processor Cache Coherence Mechanisms under Diminished Observability
Binod Kumar
,
Atul Kumar Bhosale
,
M. Fujita
,
Virendra Singh
Asian Test Symposium
2019
Corpus ID: 209900366
Modern chip multi-processors (CMP) inevitably require cache coherence mechanisms for their correct operation. However, exhaustive…
Expand
2018
2018
Scalable RMA-based Communication Library Featuring Node-local NVMs
R. Matsumiya
,
Toshio Endo
IEEE Conference on High Performance Extreme…
2018
Corpus ID: 54198720
Remote Memory Access (RMA) is a useful communication interface to develop high-performance applications with complicated…
Expand
2017
2017
Analysis of multi-core cache coherence protocols from energy and performance perspective
Amit D. Joshi
,
S. Indrajeet
,
N. Ramasubramanian
,
B. S. Begum
Rapid Integration of Software Engineering…
2017
Corpus ID: 49194074
Multi-core processors are widely spread in today's computing environment. These processors provide high performance by executing…
Expand
2014
2014
Design and Implementation of a Simple Cache Simulator in Java to Investigate MESI and MOESI Coherency Protocols
Somdip Dey
,
M. Nair
2014
Corpus ID: 19286661
ABSTRACT To improve the efficiency of a processor to work with data, cache memories are used to compensate the latency delay to…
Expand
2014
2014
Analisis Performansi Penerapan Protokol MOESI CMP Token pada Sistem CC-NUMA dengan Penambahan Block Size
Faris Priadi
2014
Corpus ID: 70345916
2014
2014
Performance comparison of cache coherence protocol on multi-core architecture
A. Tiwari
2014
Corpus ID: 59671454
Number of cores in multi-core processors is steadily increased to make it faster and more reliable. Increasing the number of…
Expand
2013
2013
Improved-MOESI Cache Coherence Protocol
Hesham Altwaijry
,
Diyab S. Alzahrani
The Arabian journal for science and engineering
2013
Corpus ID: 62513677
The cache coherence protocol plays an important role in the performance of distributed and centralized shared-memory…
Expand
2012
2012
Heterogeneous network design for effective support of invalidation-based coherency protocols
M. Lodde
,
Toni Roca
,
J. Flich
INA-OCMC '12
2012
Corpus ID: 12848689
Future chip multiprocessors will include tens and hundreds of cores organized in a tile-based design pattern. A built-in on-chip…
Expand
2010
2010
PCAsim: A parallel cycle accurate simulation platform for CMPs
Xiaodong Zhu
,
Junmin Wu
,
Xiufeng Sui
,
Wei Yin
,
Qingbo Wang
,
Zhe Gong
International Conference On Computer Design and…
2010
Corpus ID: 14133903
As the approaching of the multi-core era, chip multiprocessor(CMP) architectures present a challenge for efficient simulation…
Expand
2007
2007
An FPGA implementation of a snoop cache with synchronization for a multiprocessor system-on-chip
A. Yamawaki
,
M. Iwane
International Conference on Parallel and…
2007
Corpus ID: 71759
FPGA based multiprocessor SoC (MPSoC) is an on-chip multiprocessor with fully programmable feature which can reduce development…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE