Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 228,397,756 papers from all fields of science
Search
Sign In
Create Free Account
Loop splitting
Known as:
Loop peeling
Loop splitting is a compiler optimization technique. It attempts to simplify a loop or eliminate dependencies by breaking it into multiple loops…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
9 relations
Control flow
GNU Compiler Collection
Loop dependence analysis
Loop interchange
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Exploiting Longer SIMD Lanes in Dynamic Binary Translation
Ding-Yong Hong
,
Sheng-Yu Fu
,
Yu-Ping Liu
,
Jan-Jan Wu
,
W. Hsu
International Conference on Parallel and…
2016
Corpus ID: 14296106
Recent trends in SIMD architecture have tended toward longer vector lengths and more enhanced SIMD features have been introduced…
Expand
2011
2011
Exploiting ILP in a SIMD Type Vector Processor
Abel Palaty
,
Mohammad Suaib
,
K. S. Pandey
American Control Conference
2011
Corpus ID: 32237065
In this paper we exploit instruction level parallelism by compiler optimization techniques like loop unrolling and loop peeling…
Expand
2010
2010
Automatic Code Generation for SIMD Hardware Accelerators
S. Guelton
,
F. Irigoin
,
R. Keryell
2010
Corpus ID: 15877052
SIMD hardware accelerators o er an alternative to manycores when energy consumption and performance are critical. For scienti c…
Expand
2006
2006
Performance Impact of Misaligned Accesses in SIMD Extensions
A. Shahbahrami
,
B. Juurlink
,
S. Vassiliadis
2006
Corpus ID: 43900
In order to provide the best performance for memory accesses in the multimedia extensions that load or store consecutive subwords…
Expand
2005
2005
Compiler transformations for effectively exploiting a zero overhead loop buffer
Gang-Ryung Uh
,
Yuhong Wang
,
+4 authors
C. Burns
Software, Practice & Experience
2005
Corpus ID: 5374616
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be…
Expand
2002
2002
Vizer : A System to Vectorize Intel x 86 Binaries
K. Cooper
,
A. Dasgupta
,
K. Kennedy
2002
Corpus ID: 15795166
Traditional compilers conduct optimizations on intermediate representations derived from high level source code. However, it is…
Expand
1996
1996
Loop Splitting for High Performance Computers
A. Ilin
,
L. R. Scott
The international journal of high performance…
1996
Corpus ID: 5973610
This paper discusses program transformations and algorithm modifications that reduce execution time of iterative methods for solv…
Expand
1994
1994
A Framework for Dependence Based Optimization and Parallelization of Practical DO Loops
Venkat Konda
,
Anup Kumar
International Conference on Parallel Processing…
1994
Corpus ID: 37510912
In this paper, we present a unified and systematic framework for the complete and efficient parallelization of a practical DO…
Expand
1993
1993
Hyperblock performance optimizations for ILP processors
David I. August
1993
Corpus ID: 58816253
iii ACKNOWLEDGEMENTS I would rst like to thank my advisor, Professor Wen-mei Hwu, for his guidance and support. Credit is due to…
Expand
1993
1993
Machine Independent Register Allocation For The Impact-I C Compiler
R. Hank
1993
Corpus ID: 60526262
iii ACKNOWLEDGEMENTS I would rst like to thank my advisor, Professor Wen-mei Hwu, for his guidance and support. I h a v e learned…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE