FAQ

Logic level

Known as: Logical high, Active low, Active high and active low 
In digital circuits, a logic level is one of a finite number of states that a digital signal can have. Logic levels are usually represented by the… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

1964-2017
0204019642017

Related topics

Related topics

29 relations
CMOSCharge pumpConventional PCIField-programmability
(More)

Broader (1)

Digital electronics

Related mentions per year

Related mentions per year

1951-2018
1960198020002020
Logic level
CMOS
Integrated circuit
Digital electronics
Conventional PCI
Charge pump

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2008
2008
Power Estimation and Optimization at the Logic Level
This paper describes various approaches for power analysis and minimization at the logic level including amongst others pattern… (More)
Is this relevant?
Highly Cited
2006
Highly Cited
2006
Security Evaluation of DPA Countermeasures Using Dual-Rail Pre-charge Logic Style
In recent years, some countermeasures against Differential Power Analysis (DPA) at the logic level have been proposed. At CHES… (More)
  • figure 1
  • figure 3
  • figure 4
  • table 2
  • table 3
Is this relevant?
Highly Cited
2005
Highly Cited
2005
Low-power scan design using first-level supply gating
Reduction in test power is important to improve battery lifetime in portable electronic devices employing periodic self-test, to… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • table I
Is this relevant?
Highly Cited
2004
Highly Cited
2004
A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
This paper describes a novel design methodology to implement a secure DPA resistant crypto processor. The methodology is suitable… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology
This paper describes a design method to secure encryption algorithms against Differential Power Analysis at the logic level. The… (More)
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 4
Is this relevant?
2003
2003
Analysis and optimization of power grids
As the complexity of power and ground networks increases, methods for efficient analysis and aggressive optimization of these… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
1996
1996
BooleDozer: Logic synthesis for ASICs
Logic synthesis is the process of automatically generating optimized logic level representation from a high-level description… (More)
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
1995
Highly Cited
1995
Guarded evaluation: pushing power management to logic synthesis/design
The need to reduce the power consumption of the next generation of digital systems is clearly recognized. At the system level… (More)
  • figure 1
  • figure 4
  • figure 2
  • figure 3
  • figure 5
Is this relevant?
Highly Cited
1994
Highly Cited
1994
Precomputation-based sequential logic optimization for low power
We address the problem of optimizing logic-level sequential circuits for low power. We present a powerful sequential logic… (More)
Is this relevant?
1993
1993
A Logic - Level Model for - Particle Hits in CMOS
Systems designed for reliability must be validated through simulations. However, traditional SPICE like simulators or even mixed… (More)
  • figure 1
  • figure 7
Is this relevant?