Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

Instruction window

An instruction window in computer architecture refers to the set of instructions which can execute out of order in an out-of-order speculative CPU… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
Highly Cited
2015
Highly Cited
2015
Graph processing is an increasingly important application domain and is typically communication-bound. In this work, we analyze… Expand
Is this relevant?
Highly Cited
2005
Highly Cited
2005
  • A. Roth
  • 32nd International Symposium on Computer…
  • 2005
  • Corpus ID: 8060811
The load-store unit is a performance critical component of a dynamically-scheduled processor. It is also a complex and non… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2005
Highly Cited
2005
  • Huiyang Zhou
  • 14th International Conference on Parallel…
  • 2005
  • Corpus ID: 10940227
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver… Expand
  • figure 1
  • figure 3
  • table 1
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Today's high performance processors tolerate long latency operations by means of out-of-order execution. However, as latencies… Expand
  • figure 1
  • figure 2
  • table 1
  • table 2
  • figure 3
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Large instruction window processors achieve high performance by exposing large amounts of instruction levelparallelism. However… Expand
  • table 1
  • figure 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Large instruction window processors achieve high performance by exposing large amounts of instruction level parallelism. However… Expand
  • table 1
  • figure 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
2003
2003
Ensuring back-to-back execution of dependent instructionsin a conventional out-of-order processor requiresscheduling logic that… Expand
  • figure 1
  • figure 3
  • figure 4
  • figure 5
  • figure 6
Is this relevant?
Highly Cited
2002
Highly Cited
2002
Instruction window size is an important design parameter for many modern processors. This paper presents a new instruction window… Expand
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
Highly Cited
2000
Highly Cited
2000
Most research in the area of microarchitectural performance analysis is done using trace-driven simulations. Although trace… Expand
  • figure 2
Is this relevant?
Highly Cited
1998
Highly Cited
1998
A novel dynamic register renaming approach is proposed in this work. The key idea of the novel scheme is to delay the allocation… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
Is this relevant?