Instruction window

An instruction window in computer architecture refers to the set of instructions which can execute out of order in an out-of-order speculative CPU… (More)
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
It is difficult to improve the single-thread performance of a processor in memory-intensive programs because processors have hit… (More)
Is this relevant?
Highly Cited
2005
Highly Cited
2005
  • Huiyang Zhou
  • 14th International Conference on Parallel…
  • 2005
Current integration trends embrace the prosperity of single-chip multi-core processors. Although multi-core processors deliver… (More)
  • figure 1
  • figure 3
  • table 1
  • figure 4
  • figure 5
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Large instruction window processors achieve high performance by exposing large amounts of instruction levelparallelism. However… (More)
  • table 1
  • figure 1
  • table 2
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2003
Highly Cited
2003
Today’s high performance processors tolerate long latency operations by means of out-of-order execution. However, as latencies… (More)
  • figure 1
  • figure 2
  • table 1
  • table 2
  • figure 3
Is this relevant?
Highly Cited
2003
Highly Cited
2003
High-performance processors execute instructions out of program order to tolerate long latencies and extract instruction-level… (More)
  • figure 1
  • figure 2
  • figure 3
Is this relevant?
Highly Cited
2002
Highly Cited
2002
Instruction window size is an important design parameter for many modern processors. Large instruction windows offer the… (More)
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • table 2
Is this relevant?
Highly Cited
2001
Highly Cited
2001
The performance of out-of-order processors increases with the instruction window size. In conventional processors, the effective… (More)
  • table 1
  • table 2
  • figure 1
  • figure 2
  • figure 3
Is this relevant?
2001
2001
An Instruction Window Buffer (IWB) addresses the challenges in microprocessor designs beyond a GHz. The IWB implements the… (More)
Is this relevant?
Highly Cited
1999
Highly Cited
1999
Design parameters interact in complex ways in modern processors, especially because out-of-order issue and decoupling buffers… (More)
  • table I
  • table II
  • table III
  • table IV
  • figure 1
Is this relevant?
Highly Cited
1997
Highly Cited
1997
This paper studies techniques to improve the performance of memory consistency models for shared memory multi processors with ILP… (More)
Is this relevant?