Skip to search formSkip to main content
You are currently offline. Some features of the site may not work correctly.

High speed serial link

Known as: HSSL 
High Speed Serial Link (HSSL) is a proprietary communications protocol and was primarily developed by Alcatel. It is now owned by Alcatel-Lucent… Expand
Wikipedia

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Many factors influence the choice of equalization for high speed serial link. This paper presents the analysis and optimization… Expand
  • table I
  • table II
  • figure 6
2013
2013
The U.S. Department of Energy’s Light Water Reactor Sustainability program has developed a control room simulator in support of… Expand
  • figure 1
  • figure 2
  • table 1
  • figure 3
  • figure 4
2010
2010
This paper presents a low-power CMOS multichannel transmitter that achieves a data rate of 3.125Gb/s/ch. The LVDS (Low-voltage… Expand
  • figure 1
  • figure 2
  • figure 4
  • figure 3
  • table I
2010
2010
In this paper, a novel multiplexer-flip-flop (MUX-FF) topology using the current mode logic (CML) is presented. A CML multiplexer… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 4
  • figure 5
2009
2009
The receiver is central module in serial link.Involved in digital-based analog circuit-design technology and negative-feedback… Expand
2007
2007
The paper presents a high speed serial address-event representation (AER) link with a capacity of 41.66Mevents/sec. The link has… Expand
  • figure 1
  • figure 2
  • figure 3
2007
2007
In this paper, a wide-range DLL-based frequency multiplier with PMOS active load for communication applications is proposed… Expand
  • figure 1
  • figure 3
  • figure 2
  • figure 8
  • figure 4
2006
2006
The speed of differential digital signals, such as 12.5 Gb/s, have increased enough to be degraded by semiconductor packaging… Expand
  • figure 1
  • figure 2
  • figure 3
  • figure 5
  • figure 4
2006
2006
This paper presents a new signaling scheme called PWAM (pulse width and amplitude modulation) to obtain the optimum combination… Expand
  • figure 1
  • figure 2
  • figure 3
  • table 1
  • table 2
2003
2003
Controlled amount of jitter injection into high speed serial bit stream is required for SerDes jitter tolerance test. While… Expand