Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 239,086,319 papers from all fields of science
Search
Sign In
Create Free Account
Futurebus
Known as:
IEEE 896
Futurebus (IEEE 896) is a computer bus standard, intended to replace all local bus connections in a computer, including the CPU, memory, plug-in…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
19 relations
Asynchronous serial communication
Bus (computing)
Central processing unit
DEC 4000 AXP
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
1999
1999
Timing Analysis of Synchronous and Asynchronous Buses
D. Hawley
1999
Corpus ID: 61947692
This paper presents detailed examples of bus timing calculations for both synchronous and asynchronous busses, showing that bus…
Expand
1996
1996
HIPPI: What is it, where did it come from, and where is it going?
D. Tolmie
1996
Corpus ID: 62625017
The first commercial High-Performance Parallel Interface (HIPPI) equipment was delivered in 1988, and HIPPI is the current…
Expand
1995
1995
Bi-directional optical backplane bus for general purpose multi-processor board-to-board optoelectronic interconnects
S. Natarajan
,
C. Zhao
,
Ray T. Chen
1995
Corpus ID: 4011717
We report for the first time a bidirectional optical backplane bus for a high performance system containing nine multi-chip…
Expand
1993
1993
Analytical Performance Model for Futurebus + SystemsUlrich Stern
U. Stern
,
H. Sholl
,
R. Ammar
,
Cheng-Hsien Tung
1993
Corpus ID: 12831558
We describe an analytical performance model for IEEE Futurebus+-based systems with emphasis on real-time applications. The…
Expand
1992
1992
Futurebus+ as an I/O bus
P. AichingerBarbara
1992
Corpus ID: 215848691
The IEEE Futurebus+ is a very fast (3GB/sec.), industry standard backplane bus specification for computer systems. Futurebus+ was…
Expand
1992
1992
Futurebus+ as an 1/0 Bus: Profile B
Barbara P. Aichinger
1992
Corpus ID: 62426148
The IEEE Futurebus+ is a very fast (3GBlsec.), industry standard backplane bus specification for computer systems. Futurebus+ was…
Expand
1988
1988
VLSI support for copyback caching protocols on Futurebus
P. Sweazey
Conference on Advanced Research in VLSI
1988
Corpus ID: 60745854
The author discusses the nature of the superset of copyback cache protocols described by the MOESI state model, the superset bus…
Expand
1988
1988
Shared memory systems on the Futurebus
P. Sweazey
Digest of Papers. COMPCON Spring 88 Thirty-Third…
1988
Corpus ID: 36411641
The use of a cache memory on the Futurebus is discussed. An explanation of how these memories work and of cache coherence is…
Expand
1988
1988
The Futurebus protocol
P. Borrill
Digest of Papers. COMPCON Spring 88 Thirty-Third…
1988
Corpus ID: 36915494
71 3 The protocols used in the IEEE P896.1 Futurebus specification are examined. Their principal features are described. Their…
Expand
1985
1985
(1) AN INTRODUCTION TO THE FASTBUS’
1985
Corpus ID: 8357333