Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 225,209,493 papers from all fields of science
Search
Sign In
Create Free Account
FASTBUS
FASTBUS (IEEE 960) is a computer bus standard, originally intended to replace CAMAC in high-speed, large-scale data acquisition. It is also a modular…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
5 relations
19-inch rack
Blade PC
Computer Automated Measurement and Control
Futurebus
Expand
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
Review
1986
Review
1986
Present Status of Topaz FASTBUS System
H. Ikeda
,
T. Tauchi
,
M. Yamauchi
IEEE Transactions on Nuclear Science
1986
Corpus ID: 34267510
The architecture of the data acquisition system for the TOPAZ detector is reviewed, together with the description on the present…
Expand
1985
1985
A General Purpose FASTBUS Interface Chipset
R. Skegg
,
A. Daviel
IEEE Transactions on Nuclear Science
1985
Corpus ID: 32185045
A design concept is presented for a set of semicustom integrated circuits which will interface a master or slave module to a…
Expand
1985
1985
Single-Board 32-Bit Computer for the FASTBUS
R. Kellner
,
J. Hong
,
J. M. Blossom
IEEE Transactions on Nuclear Science
1985
Corpus ID: 28155584
The Los Alamos National Laboratory is building a 32-bit computer on a FASTBUS board. It will use the National Semiconductor 32032…
Expand
1985
1985
A Simple FASTBUS Slave Interface Using PALs
R. W. Downingt
,
L. Pregernig
IEEE Transactions on Nuclear Science
1985
Corpus ID: 45120005
In any bus system, it is desirable to implement the basic bus protocol with a standard interface. The paper describes such an…
Expand
1984
1984
A FASTBUS Segment Management and Interface Unit
W. Farr
,
L. Levit
,
R. Roush
IEEE Transactions on Nuclear Science
1984
Corpus ID: 3212296
A FASTBUS Segment Management and Interface Unit is described which employs a 40 MHz discrete ECL sequencer to carry out FASTBUS…
Expand
1984
1984
A FASTBUS Processor Interface Using a 68000 Microprocessor
Y. Arai
,
T. Murakami
,
E. Inoue
,
Y. Karita
,
I. Endo
,
F. Shimokoshi
IEEE Transactions on Nuclear Science
1984
Corpus ID: 7316183
A versatile FASTBUS master utilize a 68000 microprocessor has been developed. The module implements geographical, logical and…
Expand
Review
1984
Review
1984
FASTBUS Processor Interface for VAX-11
Yoshiji Yasu
,
Y. Arai
,
+4 authors
Fujio Kawaguchi
IEEE Transactions on Nuclear Science
1984
Corpus ID: 40714582
FASTBUS Processor Interface (FPI), a high-speed interface which connects a FASTBUS cable segment to a VAX-family computer, has…
Expand
1983
1983
FASTBUS for Data Acquisition and Control
L. Costrell
,
W. Dawson
IEEE Transactions on Nuclear Science
1983
Corpus ID: 25415509
FASTBUS is a standardized modular data-bus system for data acquisition, data processing and control applications. It is the…
Expand
1983
1983
A Five Segment Brookhaven FASTBUS System
L. Leipuner
,
G. Benenson
,
+7 authors
C. Schwarz
IEEE Transactions on Nuclear Science
1983
Corpus ID: 45498903
A Brookhaven Fastbus system with 3 crate segments and 2 cable segments will be described. A general view of the system and a…
Expand
1982
1982
Status and Future of FASTBUS
R. Larsen
IEEE Transactions on Nuclear Science
1982
Corpus ID: 21230532
This paper primarily focuses on developments which are needed to make FASTBUS a viable option for future experiments and control…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE