Skip to search formSkip to main contentSkip to account menu

Dynamic frequency scaling

Known as: CPU Frequency scaling, CPU throttling, DFS 
Dynamic frequency scaling (also known as CPU throttling) is a technique in computer architecture whereby the frequency of a microprocessor can be… 
Wikipedia (opens in a new tab)

Related topics

Related topics

34 relations
AMD Turbo CoreAdvanced Configuration and Power InterfaceAsynchronous array of simple processorsBogoMips

Broader (2)

Central processing unitPower Architecture

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
Trapped Capacity: Scheduling under a Power Cap to Maximize Machine-Room Throughput
Power-aware parallel job scheduling has been recognized as a demanding issue in the high-performance computing (HPC) community… 
2012
2012
Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors
We design an Acoustic Digital Signal Processor (ADSP) SoC, the primary signal processing module of an acoustic signal detection… 
2012
2012
An Optimal Real-Time Voltage and Frequency Scaling for Uniform Multiprocessors
Power consumption is an increasing concern in real-time systems that operate on battery power or require heat dissipation to keep… 
2011
2011
Energy-aware Scheduling for Multiprocessor Real-time Systems
Modern real-time applications have become more sophisticated and complex in their behaviour over the time. Contemporaneously… 
2008
2008
Energy-Efficient Optimal Real-Time Scheduling on Multiprocessors
Optimal real-time scheduling is effective to not only schedulability improvement but also energy efficiency for real-time systems… 
2007
2007
A Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling
A power management unit (PMU) architecture is proposed for the domain-specific low power management with dynamic voltage and… 
2007
2007
An anti-harmonic, programmable DLL-based frequency multiplier for dynamic frequency scaling
This paper describes a new delay-locked loop (DLL) based frequency multiplier which includes a lock controller and a PD to… 
2007
2007
A Neural Network Approach to Dynamic Frequency Scaling
An intelligent dynamic frequency scaling strategy has been proposed in this paper. The technique uses a neural network model to… 
Highly Cited
2006
Highly Cited
2006
A 120-MHz–1.8-GHz CMOS DLL-Based Clock Generator for Dynamic Frequency Scaling
A delay-locked loop (DLL)-based clock generator for dynamic frequency scaling has been developed in a 0.35-mum CMOS technology… 
Highly Cited
2004
Highly Cited
2004
Dynamic voltage and frequency scaling under a precise energy model considering variable and fixed components of the system power dissipation
This work presents a dynamic voltage and frequency scaling (DVFS) technique that minimizes the total system energy consumption… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)