Dynamic frequency scaling

Known as: CPU frequency scaling, CPU throttling 
Dynamic frequency scaling (also known as CPU throttling) is a technique in computer architecture whereby the frequency of a microprocessor can be… (More)
Wikipedia

Topic mentions per year

Topic mentions per year

2000-2018
05010015020002018

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2013
2013
Dynamic Voltage and Frequency Scaling (DVFS) is an efficient energy saving technique for processing units. This paper evaluates… (More)
  • figure 2
  • table 1
  • table 3
  • table 2
  • table 4
Is this relevant?
2011
2011
This paper proposes a novel strategy for optimizing resources in Multi-Processor Systems-on-Chip (MPSoC). The approach is based… (More)
  • figure 1
  • figure 2
  • figure 4
  • figure 5
  • figure 3
Is this relevant?
Highly Cited
2010
Highly Cited
2010
Dynamic voltage and frequency scaling (DVFS) is a commonly-used power-management technique where the clock frequency of a… (More)
Is this relevant?
2008
2008
The ultimate goal of a computer system is to satisfy its users. The success of architectural or system-level optimizations… (More)
  • figure 1
  • table 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2004
Highly Cited
2004
This paper presents a technique called "workload decomposition" in which the CPU workload is decomposed in two parts: on-chip and… (More)
  • table 1
  • figure 1
  • figure 2
  • figure 3
  • figure 4
Is this relevant?
Highly Cited
2004
Highly Cited
2004
This paper presents an intra-process dynamic voltage and frequency scaling (DVFS) technique targeted toward non real-time… (More)
Is this relevant?
Highly Cited
2003
Highly Cited
2003
A Multiple Clock Domain (MCD) processor addresses the challenges of clock distribution and power dissipation by dividing a chip… (More)
  • figure 1
  • figure 2
  • figure 3
  • figure 7
  • table 1
Is this relevant?
Highly Cited
2002
Highly Cited
2002
As clock frequency increases and feature size decreases, clock distribution and wire delays present a growing challenge to the… (More)
  • figure 2
  • figure 1
  • figure 3
  • figure 4
  • table 2
Is this relevant?
Highly Cited
2002
Highly Cited
2002
This paper describes a dynamic voltage and frequency scaling (DVFS) technique for MPEG decoding to reduce the energy consumption… (More)
  • figure 2
  • figure 3
  • figure 1
  • figure 4
  • figure 7
Is this relevant?
2002
2002
This paper presents a method to reduce the energy of interactive systems for mixed workloads: multimedia applications that… (More)
  • figure 1
  • figure 2
  • figure 5
  • figure 3
  • figure 6
Is this relevant?