Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 230,528,796 papers from all fields of science
Search
Sign In
Create Free Account
Dynamic frequency scaling
Known as:
CPU Frequency scaling
, CPU throttling
, DFS
Dynamic frequency scaling (also known as CPU throttling) is a technique in computer architecture whereby the frequency of a microprocessor can be…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Related topics
Related topics
34 relations
AMD Turbo Core
Advanced Configuration and Power Interface
Asynchronous array of simple processors
BogoMips
Expand
Broader (2)
Central processing unit
Power Architecture
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2015
2015
Feasibility Study of an Inverse Brayton UAV Propulsion System
Nicholas D. Grannan
,
E. Gutmark
2015
Corpus ID: 62020540
The advancement of currently available propulsion systems, as well as new technologies, is necessary for the improvement of…
Expand
2014
2014
Trapped Capacity: Scheduling under a Power Cap to Maximize Machine-Room Throughput
Ziming Zhang
,
M. Lang
,
S. Pakin
,
Song Fu
Energy Efficient Supercomputing Workshop
2014
Corpus ID: 5869420
Power-aware parallel job scheduling has been recognized as a demanding issue in the high-performance computing (HPC) community…
Expand
2013
2013
NFC-DynFS: A way to realize dynamic field strength scaling during communication
Manuel Menghin
,
N. Druml
,
+4 authors
J. Haid
5th International Workshop on Near Field…
2013
Corpus ID: 38773393
Near Field Communication (NFC) shows potential in multiple areas like payment, identification, transport, etc. To enable these…
Expand
2013
2013
A generalized model for investigating scheduling schemes in computational clusters
T. V. Do
,
B. Vu
,
Xuan-Tu Tran
,
Anh P. Nguyen
Simulation modelling practice and theory
2013
Corpus ID: 9882202
2012
2012
Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors
Kwen-Siong Chong
,
Kok-Leong Chang
,
B. Gwee
,
J. Chang
IEEE Journal of Solid-State Circuits
2012
Corpus ID: 30842363
We design an Acoustic Digital Signal Processor (ADSP) SoC, the primary signal processing module of an acoustic signal detection…
Expand
2011
2011
Energy-aware Scheduling for Multiprocessor Real-time Systems
Muhammad Khurram Bhatti
2011
Corpus ID: 2484721
Modern real-time applications have become more sophisticated and complex in their behaviour over the time. Contemporaneously…
Expand
2011
2011
Adaptative Techniques to Reduce Power in Digital Circuits
Bharadwaj Bharadwaj
,
N. Mehta
,
S. Dwivedi
,
Ajit Gupte
2011
Corpus ID: 37161764
CMOS chips are engineered with sufficient performance margins to ensure that they meet the target performance under worst case…
Expand
2008
2008
Energy-Efficient Optimal Real-Time Scheduling on Multiprocessors
Kenji Funaoka
,
Shinpei Kato
,
N. Yamasaki
IEEE International Symposium on Real-Time…
2008
Corpus ID: 9829338
Optimal real-time scheduling is effective to not only schedulability improvement but also energy efficiency for real-time systems…
Expand
2007
2007
A Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling
Jeabin Lee
,
Byeong-Gyu Nam
,
Seong-Jun Song
,
Namjun Cho
,
H. Yoo
IEEE International Symposium on Circuits and…
2007
Corpus ID: 1988481
A power management unit (PMU) architecture is proposed for the domain-specific low power management with dynamic voltage and…
Expand
2007
2007
A Neural Network Approach to Dynamic Frequency Scaling
A. Lahiri
,
N. Bussa
,
P. Saraswat
15th International Conference on Advanced…
2007
Corpus ID: 18989747
An intelligent dynamic frequency scaling strategy has been proposed in this paper. The technique uses a neural network model to…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE