Skip to search form
Skip to main content
Skip to account menu
Semantic Scholar
Semantic Scholar's Logo
Search 230,668,850 papers from all fields of science
Search
Sign In
Create Free Account
Dual loop
Dual-loop is a method of electrical circuit termination used in electronic security applications, particularly modern intruder alarms. It is called…
Expand
Wikipedia
(opens in a new tab)
Create Alert
Alert
Papers overview
Semantic Scholar uses AI to extract papers important to this topic.
2016
2016
Unbiased Finite-Memory Digital Phase-Locked Loop
S. You
,
J. Pak
,
C. Ahn
,
P. Shi
,
M. Lim
IEEE Transactions on Circuits and Systems - II…
2016
Corpus ID: 11078367
Digital phase-locked loops (DPLLs) have been commonly used to estimate phase information. However, they exhibit poor performance…
Expand
2015
2015
A fully analog calibration technique for phase and gain mismatches in image-reject receivers
Ali Nikoofard
,
Siavash Kananian
,
A. Fotowat-Ahmady
2015
Corpus ID: 62728403
2011
2011
Research on Simulation of Aircraft Electro-Hydrostatic Actuator Anti-Skid Braking System
Liang Bo
,
Liu Yuren
,
Zhang Zhihui
Third International Conference on Measuring…
2011
Corpus ID: 17618432
With the background of the development of Aircraft Anti-skid Braking System, a new aircraft Electro-Hydrostatic Actuator (EHA) of…
Expand
2006
2006
Dynamic current sharing analyses for multiphase buck VRs
Juanjuan Sun
,
Y. Qiu
,
Ming Xu
,
F. Lee
Twenty-First Annual IEEE Applied Power…
2006
Corpus ID: 44874838
For high-control-bandwidth multiphase buck voltage regulators, this paper addresses the issue of dynamic current sharing among…
Expand
2006
2006
A 2.5Gb/s/pin 256Mb GDDR3 SDRAM with Series Pipelined CAS Latency Control and Dual-Loop Digital DLL
Dong-Uk Lee
,
Hyun-Woo Lee
,
+10 authors
J. Kih
IEEE International Solid-State Circuits…
2006
Corpus ID: 12038734
A series pipelined CAS latency control with voltage-controlled delay line that extends maximum data rate to 2.5Gb/s/pin at 1.7V…
Expand
2006
2006
A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver
M. He
,
J. Poulton
IEEE Journal of Solid-State Circuits
2006
Corpus ID: 35482569
A CMOS low-power mixed-signal clock and data recovery circuit is presented in this paper. It is designed for OIF CEI-6G+ LR…
Expand
2006
2006
An integrated 0.35mum CMOS optical receiver with clock and data recovery circuit
Yi-Ju Chen
,
M. Plessis
Microelectronics Journal
2006
Corpus ID: 7962326
2003
2003
Two-dimensional model of heat transfer in circulating fluidized beds. Part II: Heat transfer in a high density CFB and sensitivity analysis
D. Xie
,
B. D. Bowen
,
J. Grace
,
C. J. Lim
2003
Corpus ID: 18856243
1997
1997
Design of variable loop gains of dual-loop DPLL
Byungjin Chun
,
Y. H. Lee
,
Beomsup Kim
IEEE Transactions on Communications
1997
Corpus ID: 2131361
An approach to the derivation of variable loop gain sequences of dual-loop digital phase-locked loop (DPLL) is developed based on…
Expand
1978
1978
Dual-Loop Model of the Human Controller
R. Hess
1978
Corpus ID: 61852052
A dual-loop model of the human controller in single-axis compensatory tracking tasks is introduced. This model possesses an inner…
Expand
By clicking accept or continuing to use the site, you agree to the terms outlined in our
Privacy Policy
(opens in a new tab)
,
Terms of Service
(opens in a new tab)
, and
Dataset License
(opens in a new tab)
ACCEPT & CONTINUE