Skip to search formSkip to main contentSkip to account menu

DRAM1 gene

Known as: FLJ11259, DRAM1, DNA damage regulated autophagy modulator 1 
National Institutes of Health

Papers overview

Semantic Scholar uses AI to extract papers important to this topic.
2014
2014
DRAM1 promotes the targeting of mycobacteria to selective autophagy
Autophagy provides an important defense mechanism against intracellular bacteria, such as Mycobacterium tuberculosis (Mtb), the… 
2012
2012
Sulfabenzamide promotes autophagic cell death in T-47D breast cancer cells through p53/ DRAM pathway
Sulfonamides exhibit their antitumor effects through multiple mechanisms including inhibition of membrane bound carbonic… 
2011
2011
DynRBLA: A High-Performance and Energy-Efficient Row Buffer Locality-Aware Caching Policy for Hybrid Memories
Phase change memory (PCM) is a promising memory technology that can offer higher memory capacity than DRAM. Unfortunately, PCM’s… 
2009
2009
DRAM: A phylogenetically ancient regulator of autophagy
Comment on: Analysis of DRAM-related proteins reveals evolutionarily conserved and divergent roles in the control of autophagy… 
2007
2007
The direct p53 target gene, FLJ11259/DRAM, is a member of a novel family of transmembrane proteins.
2007
2007
Floating Body DRAM Characteristics of Silicon-On-ONO (SOONO) Devices for System-on-Chip (SoC) Applications
  • C. OhN. Kim B. Ryu
  • IEEE Symposium on VLSI Technology
  • 2007
  • Corpus ID: 42785327
We completed the demonstration of three key functions of SOONO devices by demonstrating the DRAM characteristics of FD and PD… 
2002
2002
Fully depleted surrounding gate transistor (SGT) for 70 nm DRAM and beyond
A high performance surrounding gate transistor (SGT) enabling sufficient static and dynamic retention time of future DRAM cells… 
1997
1997
DRAM Caching
This paper presents methods to reduce memory latency in the main memory subsystem below the board-level cache. We consider… 
1993
1993
Low power self refresh mode DRAM with temperature detecting circuit
To reduce self refresh mode current, a temperature detecting circuit, back bias generator and voltage down convertor, are… 
1992
1992
500 Mbyte/sec data-rate 512 Kbits*9 DRAM using a novel I/O interface
A novel 512-kb*9 DRAM with a 500-Mbyte/s data transfer rate has been designed. This high data-rate has been achieved by coupling… 
By clicking accept or continuing to use the site, you agree to the terms outlined in our Privacy Policy (opens in a new tab), Terms of Service (opens in a new tab), and Dataset License (opens in a new tab)